Boots – shoes – and leggings
Patent
1987-03-24
1990-12-25
Lee, Thomas C.
Boots, shoes, and leggings
3642443, 3642401, 364228, 3642628, G06F 1340, G06F 1576, G06F 922
Patent
active
049808214
ABSTRACT:
A computer is provided as an add-on board for attachment to a host computer. Included are a single data bus, a 16-bit arithmetic logic unit, a data stack, a return stack, a main program memory, data registers, program counters, microprocessor memory, and microinstruction register. Each stack has a pointer which may be set without altering the contents of the respective stacks. The main program memory has a direct connection to the writable microprogram memory for providing instruction. MVP-FORTH is used for programming a microcode assembler, a cross-compiler, a set of diagnostic programs, and microcode.
REFERENCES:
patent: 3629857 (1971-12-01), Faber
patent: 3757306 (1973-09-01), Boone
patent: 3786432 (1974-01-01), Woods
patent: 3821715 (1974-06-01), Hoff, Jr. et al.
patent: 4040033 (1977-08-01), Strutynski
patent: 4204252 (1980-05-01), Hitz et al.
patent: 4210960 (1980-07-01), Borgerson et al.
patent: 4432050 (1984-02-01), Harris et al.
patent: 4654780 (1987-03-01), Logsdon et al.
patent: 4674032 (1987-06-01), Michaelson
patent: 4719565 (1988-01-01), Moller
patent: 4745544 (1988-05-01), Renner et al.
patent: 4750108 (1988-06-01), Slavenburg
patent: 4835738 (1989-05-01), Mehans et al.
patent: 6648068 (1987-11-01), Ninnemann et al.
Glen B. Haydon, "Forth Guide, An Exploration of the Intricacies of MVP-Forth", Mountain View Press, Inc., Mar. 1985.
Glen B. Haydon, "All About Forth, An Annotated Glossary", Mountain View Press, Inc., Inc., Second Edition, Mar. 1983.
Thurber et al., "A Systematic Approach to the Design of Digital Bussing Structures", Fall Joint Computer Conference, 1972, pp. 719-740.
Byte, The Small Systems Journal, Mountain View Press, Byte, Jun. 1986.
WISC Machine, Stack Oriented, WISC Tech., La Honda, 94020, 2 pages.
Microcoded Versus Hard-Wired Control, Programmable Hardware, Jan. 1987, Byte.
The Multi-Dimensions of Forth, Glen B. Haydon, La Honda, Calif., Forth Dimensions, vol. VIII, No. 3.
Action Processor Forthright, Thomas Rust, copyright 3/8/1979, Computer Tools.
Software and System Evaluation of a Forth Machine System.
System Design & Hardware Structure of a FORTH Machine System, by Wada, Kobe University, Japan 65.
Adaptive Interpretation as a Means of Exploiting Coupler Instruction Sets, by Richard Norton et al., U. of Illinois 61801.
Designated Implementation of RISC, by Sequier and Patterson, Computer Science Div., Univ. of Berkeley 94720.
Patterson, David A. et al, Sympos. Computer Architecture, 9th Ed., 1982, pp. 3-8.
Folger, David et al; Intellectual Lev. for Inform. Soc.; Spring 1987, pp. 25-31.
Larus, James, Comp. Arch. News., vol. 10, No. 5, pp. 10-15.
.mu.3L, An HLL-RISC Processor for Parallel Execution, by M. Castan & Organick Dept. of Comp. Science, Un. of Utah.
Koopman, Jr., Stack Computers-the New Wave, 1989.
Kaneda, Wada and Maekawa, "High-Speed Execution of Forth and Pascal Programs on a High-Level Language Machine", 1983, pp. 259-266, Microcomputers: Development in Industry, Business and Education.
Grewe and Dixon, "A Forth Machine for the S-100 System", The Journal of Forth Application and Research Volume, No. 1, 1984, pp. 23-32.
A. C. D. Haley, "The KDF.9 Computer System", AFIPS Conference Proceedings, vol. 22, 1962 Fall Joint Computer Conference, pp. 108-120.
Haydon Glen B.
Koopman Philip J.
Anderson Edward B.
Harris Corporation
Lee Thomas C.
LandOfFree
Stock-memory-based writable instruction set computer having a si does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stock-memory-based writable instruction set computer having a si, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stock-memory-based writable instruction set computer having a si will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1167974