Electrical computers and digital processing systems: multicomput – Miscellaneous
Reexamination Certificate
2003-07-15
2009-06-16
Eng, David Y (Department: 2455)
Electrical computers and digital processing systems: multicomput
Miscellaneous
Reexamination Certificate
active
07548944
ABSTRACT:
Methods and devices for wire-speed packet statistics collection in a network processor are disclosed. A control-plane process maintains a dynamic packet rule set, each rule specifying a packet offset, a data pattern to be found at that offset, and an action to be taken if that data pattern is found. One or more packet processing engines process the packet rule set for incoming packets and take actions such as updating counters in a counter table when a rule evaluates true. The control-plane process can access the counter table to monitor which rules are triggered by packet traffic with what frequency.
REFERENCES:
patent: 6212542 (2001-04-01), Kahle et al.
patent: 6714985 (2004-03-01), Malagrino et al.
patent: 6892237 (2005-05-01), Gai et al.
patent: 7089352 (2006-08-01), Regev et al.
Intel®IXP1200 Network Processor Datasheet;Intel Corporation, Dec. 2001, pp. 9-144.
Management Information Base for Network Management of TCP/IP-based internets: MIB-II;K. McCloghrie and M. Rose Editors, Network Working Group, Mar. 1991, pp. 1-66.
Eng David Y
Intel Corporation
Marger & Johnson & McCollom, P.C.
LandOfFree
Statistics collection framework for a network processor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Statistics collection framework for a network processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Statistics collection framework for a network processor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4059069