Static semiconductor memory device with reduced power consumptio

Details Static semiconductor memory device with reduced power consumptio Static semiconductor memory device with reduced power consumptio

1998-04-16

1999-10-26

Phan, Trong

Static information storage and retrieval

Addressing

Plural blocks or banks

36518905, 365154, G11C 1604, G11C 800, G11C 1100

Patent

active

059739843

ABSTRACT:
Memory blocks having word lines driven into selected states independently of each other are provided in correspondence to data input/output bits respectively. Each memory cell includes a bipolar transistor and a MOS transistor. In each memory block, a current flows to a bit line only of a selected column, and a 1-bit memory cell is accessed therein. Thus, sense amplifiers and write drivers have only to be provided in numbers corresponding to that of the data bits, whereby the circuit occupying area as well as current consumption are reduced.

REFERENCES:
patent: 4813017 (1989-03-01), Wong
patent: 5140550 (1992-08-01), Miyaoka et al.
patent: 5764565 (1998-06-01), Sato et al.
patent: 5764566 (1998-06-01), Akamatsu et al.

Affiliated with

Also associated with

Rating

Static semiconductor memory device with reduced power consumptio does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Static semiconductor memory device with reduced power consumptio, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static semiconductor memory device with reduced power consumptio will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-771760