Static semiconductor memory device and method of controlling...

Details Static semiconductor memory device and method of controlling... Static semiconductor memory device and method of controlling...

2006-01-24

2006-01-24

Mai, Son (Department: 2827)

Static information storage and retrieval

Powering

Conservation of power

C365S156000, C365S203000

Reexamination Certificate

active

06990034

ABSTRACT:
A plurality of p-MOSFETs connected to a power supply line is turned on to precharge bit lines. A precharge cancel signal generated by a NOR circuit and an inverter performs precharge control to turn off the p-MOSFETs to set the bit lines in a floating state during the period of a standby mode, or turn on the p-MOSFETs to precharge the bit lines during the period of a read mode or write mode.

REFERENCES:
patent: 5734604 (1998-03-01), Akamatsu et al.
patent: 5995431 (1999-11-01), Inui et al.
patent: 6333874 (2001-12-01), Yamauchi

Affiliated with

Also associated with

Rating

Static semiconductor memory device and method of controlling... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Static semiconductor memory device and method of controlling..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static semiconductor memory device and method of controlling... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3590440