Static information storage and retrieval – Addressing – Plural blocks or banks
Patent
1988-07-27
1990-05-15
Moffitt, James W.
Static information storage and retrieval
Addressing
Plural blocks or banks
365222, 365203, G11C 700
Patent
active
049263846
ABSTRACT:
A static random access memory has a multiplicity of separate memory blocks, only one of which is activated during each memory access cycle. Each memory block has its own separate bit line equalization circuity which equalizes the voltages of each complementary bit line pair in the memory block. A write equalization decoder automatically, at the end of each write cycle, generates a decoded write recovery equalization pulse, which activates the bit line equalization circuitry only in the memory block to which data has been written. As a result, the process of equalizing the bit lines is removed from the critical timing path for accessing the memory after a write cycle, eliminating one of the primary problems associated with the use of address transition detection in static memory devices. In addition, the write recovery equalization pulse can be generated at high speed because the decoded write recovery equalization pulse drives only one of the multiplicity of separate memory blocks. In another aspect of the invention, the memory has a plurality of pairs of common data out lines. A plurality of bit lime pairs are coupled to each pair of common data out lines. Common data out line equalization circuitry automatically equalizes the common data out lines at the end of each memory access cycle, removing this process from the critical timing path for accessing the memory.
REFERENCES:
patent: 4355377 (1982-10-01), Sud et al.
patent: 4494221 (1985-01-01), Hardee et al.
patent: 4592026 (1986-05-01), Matsukawa et al.
patent: 4616344 (1986-10-01), Noguchi et al.
patent: 4638462 (1987-01-01), Rajeevakumar et al.
patent: 4646272 (1987-02-01), Takasugi
patent: 4764901 (1988-08-01), Sakurai
The Chip that Refreshes Itself, 8167 Computer Design, vol. 22, Mar. 1983, No. 3, pp. 111-122, by Fallin et al.
Garcia Alfonso
Moffitt James W.
Visic, Incorporated
LandOfFree
Static ram with write recovery in selected portion of memory arr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Static ram with write recovery in selected portion of memory arr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static ram with write recovery in selected portion of memory arr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-627273