Static memory cell having independent data holding voltage

Details Static memory cell having independent data holding voltage Static memory cell having independent data holding voltage

1999-01-19

2000-08-22

Tran, Andrew Q.

Static information storage and retrieval

Powering

Data preservation

365228, 36518911, 365 63, 365154, G11C 514

Patent

active

061082627

ABSTRACT:
A static memory cell, composed of cross-coupled MOS transistors having a relatively high threshold voltage, is equipped with MOS transistors for controlling the power supply line voltage of the memory cell. To permit the voltage difference between two data storage nodes in the inactivated memory cell to exceed the voltage difference between the two nodes when write data is applied from a data line pair DL and /DL to the two nodes in the activated memory cell, the power supply line voltage control transistors are turned on to apply a high voltage VCH to the power supply lines after the word line voltage is turned off. The data holding voltage in the memory cell can be activated to a high voltage independent of the data line voltage, and the data holding voltage can be dynamically set so that read and write operations can be performed at high speed with low power consumption.

REFERENCES:
patent: 4455627 (1984-06-01), Oritani
patent: 4896299 (1990-01-01), Wada et al.
patent: 4901284 (1990-02-01), Ochii et al.
patent: 5046052 (1991-09-01), Miyaji et al.
patent: 5140557 (1992-08-01), Yoshida
patent: 5226014 (1993-07-01), McManus
patent: 5301147 (1994-04-01), Guo et al.
patent: 5303190 (1994-04-01), Pelley, III
patent: 5309401 (1994-05-01), Suzuki et al.
patent: 5646902 (1997-07-01), Park
patent: 5757702 (1998-05-01), Iwata et al.
K. Itoh, "VLSI Memory" (issued by BAIFUKAN in Nov. 1994), pp. 310-328 and pp. 351-371.
G. Kitsukawa et al, "A 1-Mbit BiCMOS DRAM Using Temperature-Compensation Circuit Techniques", IEEE Journal of Solid-State Circuits, vol. 24, No. 3, Jun. 1989, pp. 597-602.
Y. Nakagome et al, "An Experimental 1.5-V 65Mb DRAM", IEEE Journal of Solid-State Circuits, vol. 26, No. 4, Apr. 1994, pp. 465-471.
M. Horiguchi et al, Switched-Source-Impedance CMOS Circuit For Low Standby Subthreshold Current Giga-Scale LSI's, IEEE Journal of Solid-State Circuits, vol. 28, No. 11, Nov. 1993, pp. 1131-1135.
K. Sawada et al, "An On-Chip High-Voltage Generator Circuit for EEPROM's with a Power Supply Voltage below 2V", 1995 Symposium on VLSI Circuits Digest of Technical Papers, pp. 75-76.

Affiliated with

Also associated with

Rating

Static memory cell having independent data holding voltage does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Static memory cell having independent data holding voltage, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static memory cell having independent data holding voltage will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-588724