Electrical computers and digital processing systems: multicomput – Computer-to-computer protocol implementing
Reexamination Certificate
2005-08-30
2005-08-30
Prieto, Beatriz (Department: 2142)
Electrical computers and digital processing systems: multicomput
Computer-to-computer protocol implementing
C714S748000, C711S138000, C375S232000, C370S227000, C369S047250
Reexamination Certificate
active
06938091
ABSTRACT:
In a multiprocessor computer system with multiple nodes, a static end to end retry apparatus and method uses the concept of sequence numbers combined with a path number. All transactions sent along a path are delivered in order to remove any time dependency. The apparatus and method ensure there are no duplicate transactions through the use of special probe and plunge transactions and their respective responses. The apparatus and method also allow for any number of alternate paths being active simultaneously, such that if one path fails, the remaining alternate paths can continue on the communication (along with the backup alternate path if desired) as usual without any loss of transactions. Each node keeps track of transactions the node has sent over time to every other node, as well as every transaction the node has received from every other node along each active path for each flow control class. To accomplish this tracking function, two data structures exist. A send_seqid, representing the sequence identification (ID) (or sequence number) for the last transaction sent by the sending (or source) node to a given destination node exists along any given active path, and a flow control class. A second structure is a receive_seqid, representing the sequence ID (sequence number) of the last transaction that a destination node received and for which the destination node sent an acknowledgement (ACK) back to the source node, for each node, along every active path, and for each flow control class. The send_seqid and the receive_seqid may be stored in send_seqid and receive_seqid tables at each node in the multiprocessor computer system.
REFERENCES:
patent: 4799215 (1989-01-01), Suzuki
patent: 5257359 (1993-10-01), Blasco et al.
patent: 5673252 (1997-09-01), Johnson et al.
patent: 6266337 (2001-07-01), Marco
patent: 6272148 (2001-08-01), Takagi et al.
patent: 6324582 (2001-11-01), Sridhar et al.
patent: 6587985 (2003-07-01), Fukushima et al.
patent: 6678224 (2004-01-01), Yamashita et al.
patent: 2002/0069388 (2002-06-01), Niu et al.
Papadopoulos et al., An error Control Scheme for LArge-Scale Multicast Applications, May, 1997, Dept. of Computer Science, Washington University.
Parikh et al., Proposed mechanism for L2TP Failover Handling, May 2001, □□http://www.watersprings.org/pub/id/draft-parikh-l2tpext-tailover-00.txt.
Estrin et al., Routing Support for RSVP, Jun. 30, 1995.
Lin Kelvin
Prieto Beatriz
LandOfFree
Static end to end retransmit apparatus and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Static end to end retransmit apparatus and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static end to end retransmit apparatus and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3512652