Static/dynamic flip-flop

Details Static/dynamic flip-flop Static/dynamic flip-flop

1995-05-22

1996-11-19

Callahan, Timothy P.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Particular stable state circuit

327203, 327208, 327211, H03K 3356, H03K 3037

Patent

active

055766510

ABSTRACT:
A storage element responsive to static and dynamic input signals which generates complementary static and dynamic output signals and incorporates scan test logic. The invention includes a first circuit for receiving dynamic and static input signals and providing static output signals in response thereto and a second circuit connected to the first circuit for providing dynamic output signals. In the illustrative embodiment, the first circuit includes a static flip-flop constructed with a multiplexer, a static input (master) latch and a static output (slave) latch. The static input latch provides first and second intermediate complementary outputs on first and second intermediate output terminals respectively. In the illustrative embodiment, the second circuit is an arrangement which includes a first switching element with a first terminal connected to a first node, a control terminal responsive to the first intermediate complementary output signal and a third terminal for providing a third intermediate complementary output signal. The second circuit includes a second switching element having a first terminal connected to the first node, a control terminal responsive to a second complementary input signal and a third terminal for providing a fourth intermediate complementary output signal. The second circuit further includes a third switching element having a first terminal connected to the first node, a second terminal connected to a source of supply and a control terminal connected to a source of a clock signal.

REFERENCES:
patent: 3812388 (1974-05-01), Southworth
patent: 3855460 (1974-12-01), Sado
patent: 4493077 (1985-01-01), Agrawal et al.
patent: 4554664 (1985-11-01), Schultz
patent: 4581739 (1986-04-01), McMahon, Jr.
patent: 4630270 (1986-12-01), Petit et al.
patent: 4730132 (1988-03-01), Wantanabe et al.
patent: 4771187 (1988-09-01), Kawamura
patent: 4800300 (1989-01-01), Walters et al.
patent: 4808840 (1989-02-01), Chung et al.
patent: 4974226 (1990-11-01), Fujimori et al.
patent: 5001371 (1991-03-01), Mahabadi
patent: 5003513 (1991-03-01), Porter et al.
patent: 5012246 (1991-04-01), Chung et al.
patent: 5130647 (1992-07-01), Sakashita et al.
patent: 5204560 (1993-04-01), Bredin et al.
patent: 5319254 (1994-06-01), Goetting
patent: 5349255 (1994-09-01), Patel
patent: 5444404 (1995-08-01), Ebzery
patent: 5457698 (1995-10-01), Segawa et al.
IBM Technical Disclosure Bulletin vol. 28, No. 7, Aug. 1983--"Set-Dominant Set Reset C550 Transfer gate CMOS Latch".
IBM Technical Disclosure Bulletin vol. 26, No. 38 Aug. 1983--"High Speed Latch".
IBM Technical Disclosure Bulletin, vol. 26, No. 12, May, 1984 pp. 6692-6693.
IBM Technical Disclosure Bulletin, vol. 28, No. 1, Jun. 1985 pp. 421-425.

Affiliated with

Also associated with

Rating

Static/dynamic flip-flop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Static/dynamic flip-flop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static/dynamic flip-flop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-543405