Static cache

Data processing: software development – installation – and managem – Software program development tool – Translation of code

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C717S159000, C711S102000

Reexamination Certificate

active

06865736

ABSTRACT:
The present invention discloses a processor system comprising a processor (31) and at least a first memory (32) and a second memory (34, 36, 37). The first memory (32) is normally faster than the second one, and means for memory allocation (38, 41, 48) perform the periodically static allocation of data into the first memory (32). The means for memory allocation (38, 41, 48) are run-time updateable by software. An execution profiling section (39) is provided for continuously or intermittently providing execution data used for updating the means for memory allocation (38, 41, 48). According to the invention, the memory allocation is performed on a variable or record (49, 50) level. The means for memory allocation preferably use linking tables (41, 48) supporting dynamic software changes. The first memory (32) is preferably an SRAM, connected to the processor by a dedicated bus (33).

REFERENCES:
patent: 3775756 (1973-11-01), Balser
patent: 5537568 (1996-07-01), Yanai et al.
patent: 5778436 (1998-07-01), Kedem et al.
patent: 5890205 (1999-03-01), Grimsrud et al.
patent: 5991871 (1999-11-01), Zucker
patent: 6003115 (1999-12-01), Spear et al.
patent: 6189141 (2001-02-01), Bentez
patent: 6223339 (2001-04-01), Shah et al.
patent: 6327704 (2001-12-01), Mattson et al.
patent: 6381628 (2002-04-01), Hunt
patent: 6390922 (2002-05-01), Vange et al.
patent: 6662358 (2003-12-01), Berry et al.
patent: 6665868 (2003-12-01), Knowles et al.
Ding et al, Compiler direcetd run time monitoring of program data access, ACM MSP, pp. 1-12, Jun. 2002.*
Park et al, “Compiler assiated demand paging for embaded systems with flash memory”, ACM EMSOFT, pp. 114-124, Sep. 2004.*
Chilimbi et al., Cache conscious structure layout, ACM SIGPLAN, pp. 1-12, May 1999.*
Mahapatra et al, “The performance advantages of applying compression to the memory system”, ACM MSP, pp. 86-96, Jun. 2002.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Static cache does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Static cache, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static cache will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3383538

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.