Boots – shoes – and leggings
Patent
1996-07-01
1998-09-22
Ngo, Chuong Dinh
Boots, shoes, and leggings
36478701, G06F 750
Patent
active
058125213
ABSTRACT:
A parallel static adder for adding two n-bit operands, the adder including half-sum circuitry, summing circuitry, and carry look-ahead circuitry. The half-sum circuitry receives a pair of same-order bits from the two n-bit operands, and generates a plurality of half-sum signals for each of the pairs of same-order bits. The summing circuit adds a corresponding half-sum signal to a carry signal from a preceding lower order summing circuit. The carry look-ahead circuit generates a carry signal for higher order summing circuits. Each of the carry look-ahead circuits includes a plurality of logic arrays, each comprising one or more field effect devices coupled in parallel between a first node and a second node, where each of the field effect devices has a gate input to receive lower order addend and augend bits in accordance with a predetermined carry look-ahead equation. The carry look-ahead logic further includes a plurality of bipolar devices, coupled in parallel between a supply voltage and an output node, where each has a base terminal coupled to one of the first nodes of the plurality of field effect devices to provide a sum term of the predetermined sum-of-products at the output node.
REFERENCES:
patent: 4215402 (1980-07-01), Mitchell et al.
patent: 4704679 (1987-11-01), Hassler et al.
patent: 5163020 (1992-11-01), Chau
patent: 5197140 (1993-03-01), Balmer
patent: 5235539 (1993-08-01), Patel
patent: 5272662 (1993-12-01), Scriber et al.
patent: 5355030 (1994-10-01), Buchholtz et al.
patent: 5379393 (1995-01-01), Yang
patent: 5428302 (1995-06-01), Nakase
patent: 5479356 (1995-12-01), Shackleford et al.
A. G. Aipperspach et al., "High Performance BICMOS Compare", Feb. 1984, IBM Technical Disclosure Bulletin, vol. 37, No. 02B, pp. 543-544.
Levenstein Sheldon Bernard
Phan Nghia Van
Funk Steven R.
International Business Machines - Corporation
Ngo Chuong Dinh
LandOfFree
Static adder using BICMOS emitter dot circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Static adder using BICMOS emitter dot circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Static adder using BICMOS emitter dot circuits will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1630184