Multiplex communications – Wide area network – Packet switching
Patent
1996-08-12
1998-08-04
Lee, Thomas C.
Multiplex communications
Wide area network
Packet switching
395829, 395856, 395872, 39580028, 370390, 711 5, 711167, 36518902, 371 223, G06F 1300
Patent
active
057908885
ABSTRACT:
A multiple-register-access-capable device includes a serial port coupled to a plurality of registers. The multiple-register-access-capable device is controlled by a state machine. Information in one of the registers identifies whether the device is in a single-register or multiple-register mode. The state machine which controls the device operates in a single-register mode if the bit is disabled and operates in a multiple-register mode if the bit is enabled. In single-register mode, the device operates in a manner known in the prior art whereby a single register is identified for reading or writing and data is then either written into the register or read out from the register in response to a write or read request. In multiple register mode, data is written into or read out from all registers in a selected group of registers in the device in response to the write or read request. When the device of the present invention is in multiple-register access mode, a read or write operation addressed to a selected register is interpreted as a request to read or write from all registers in a defined group of registers and the state machine directs the operation of the device to accomplish a read from or write to all of the registers in the group. When the device is in single-register mode, operations addressed to the selected register cause normal read or write operation to be executed with respect to that register.
REFERENCES:
patent: 4435792 (1984-03-01), Bechtolsheim
patent: 4760572 (1988-07-01), Tomikawa
patent: 4779232 (1988-10-01), Fukunaka et al.
patent: 4896265 (1990-01-01), Fiduccia et al.
patent: 5056015 (1991-10-01), Baldwin et al.
patent: 5113507 (1992-05-01), Jaeckel
patent: 5287503 (1994-02-01), Narad
patent: 5530888 (1996-06-01), Amasaki et al.
patent: 5542067 (1996-07-01), Chappell et al.
patent: 5659784 (1997-08-01), Inaba et al.
patent: 5687179 (1997-11-01), Whetsel, Jr. et al.
Clause 23 "Physical coding sublayer (PCS), physical medium attachment sublayer (PMA) and baseband medium, type 100BASE-T4", Supplement to IEEE Std. 802.3 100BASE-T, IEEE 802.3u, Jun. 12, 1995, pp. 59-138.
"10/100 Base-T4 Fast-.PHI..TM. Transceiver", BCM5000-SP9 (Broadcom Corporation), Apr. 2, 1996, pp. 1-38.
"100Base-T4/10BASE-T Fast Ethernet Transceiver (CAT3)", Doc. No. 38-00415 (Cypress-CY7C971), pp. 7-42 to 7-65.
"10Mbps/100Mbps Lan Physical Layer Interface", (Intel-82553), pp. 1-60.
"100BASE-T Specification", Presentation Reprints from IEEE 802.3 High-Speed Study Group, Fast Ethernet Alliance, Mar. 7, 1994.
Dreyer Stephen F.
Hu Rong-Hui
Lee Thomas C.
Pardo Thuy
Seeq Technology Inc.
LandOfFree
State machine for selectively performing an operation on a singl does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with State machine for selectively performing an operation on a singl, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and State machine for selectively performing an operation on a singl will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1190112