Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays – With particular power supply distribution means
Patent
1992-11-10
1995-03-28
Carroll, J.
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
With particular power supply distribution means
257202, H01L 2702, H01L 2710, H01L 2715
Patent
active
054019885
ABSTRACT:
A large scale standard cell is provided with at least three power source wires and at least two circuit-element-arranging areas interposed therebetween, whereby the lateral length of the cell can be flexibly reduced to owing delay due to wire resistance and capacity and to reduce the area of the cell or the entire area of a circuit pattern composed therewith. The vertical direction of the cell is optionally changeable in one cell row.
REFERENCES:
patent: 4198695 (1980-04-01), McElroy
patent: 4256984 (1981-03-01), Kojima
patent: 4295149 (1981-10-01), Balyoz et al.
patent: 4412237 (1983-10-01), Matsumura et al.
patent: 4423432 (1983-12-01), Stewart et al.
patent: 4516040 (1985-05-01), Zapisek et al.
patent: 4851893 (1989-07-01), Giannella
patent: 4949149 (1990-07-01), Arraut et al.
patent: 4949275 (1990-08-01), Nonaka
patent: 4989062 (1991-01-01), Takahashi
Kessler et al., Standard Cell VLSI Design, A Tutorial, IEEE Circuts and Devices Magazine Jan. 1985 pp. 17-20.
A. V. Brown, IBM Tech. Disc. Bulletin vol. 8 No. 3 Aug. 1965 pp. 463-464.
T. E. Dillinger, VLSI Engineering, Prentice-Hall (1988) Chapter 3, pp. 55-90.
L. W. Massengill, "Volatage Span Modeling For Very Large Memory Arrays", 19-21 Jun. 1985, Trinity College, Dublin, Ireland, NASECODE IV, pp. 396-404.
"Computers and Digital Electronics", Machine Design, May, 1988, pp. 12-29.
Kudou Tsuneaki
Watanabe Hiroyuki
Carroll J.
Kabushiki Kaisha Toshiba
LandOfFree
Standard cell layout arrangement for an LSI circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Standard cell layout arrangement for an LSI circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Standard cell layout arrangement for an LSI circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2252582