Staging memory for massively parallel processor

Details Staging memory for massively parallel processor Staging memory for massively parallel processor

1983-02-18

1988-02-23

Zache, Raulfe B.

Boots, shoes, and leggings

G06F 1562

Patent

active

047274743

ABSTRACT:
The invention herein relates to a computer organization capable of rapidly processing extremely large volumes of data. A staging memory is provided having a main stager portion consisting of a large number of memory banks which are accessed in parallel to receive, store, and transfer data words simultaneous with each other. Substager portions interconnect with the main stager portion to match input and output data formats with the data format of the main stager portion. An address generator is coded for accessing the data banks for receiving or transferring the appropriate words. Input and output permutation networks arrange the lineal order of data into and out of the memory banks.

REFERENCES:
patent: 3800289 (1974-03-01), Batcher
patent: 3810112 (1974-05-01), Aho
patent: 3812467 (1974-05-01), Batcher
patent: 3936806 (1976-02-01), Batcher
patent: 4030078 (1977-06-01), Kluge
patent: 4065808 (1977-12-01), Schomberg
patent: 4161036 (1979-07-01), Morris
patent: 4168488 (1979-09-01), Evans
patent: 4236228 (1980-11-01), Nagashima
patent: 4380046 (1983-04-01), Frosch
patent: 4442503 (1984-04-01), Schutt

Affiliated with

Also associated with

Rating

Staging memory for massively parallel processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Staging memory for massively parallel processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Staging memory for massively parallel processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-606022