Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2006-12-06
2011-12-13
Purvis, Sue A. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257S678000, C257S684000, C257S685000, C257S777000, C257S773000, C257SE25001, C257SE25013, C257SE23010, C257SE23012, C257SE23079
Reexamination Certificate
active
08076764
ABSTRACT:
A stacked type semiconductor memory device of having a structure in which a plurality of semiconductor chips is stacked and a desired semiconductor chip can be selected by assigning a plurality of chip identification numbers different from each other are individually assigned to the plurality of semiconductor chips comprising: a plurality of operation circuits which is connected in cascade in a stacking order of the plurality of semiconductor chips and outputs the plurality of identification numbers different from each other by performing a predetermined operation; and a plurality of comparison circuits which detects whether or not each the identification number and a chip selection address commonly connected to each the semiconductor chip are equal to each other by comparing them.
REFERENCES:
patent: 3946219 (1976-03-01), Lucas
patent: 5708298 (1998-01-01), Masayuki et al.
patent: 5761609 (1998-06-01), Chen
patent: 5928343 (1999-07-01), Farmwald et al.
patent: 6141245 (2000-10-01), Bertin et al.
patent: 6239495 (2001-05-01), Sakui et al.
patent: 6601199 (2003-07-01), Fukuda et al.
patent: 6624506 (2003-09-01), Sasaki et al.
patent: 6740981 (2004-05-01), Hosomi
patent: 6791175 (2004-09-01), Matsuo et al.
patent: 6861738 (2005-03-01), Oyama et al.
patent: 7064443 (2006-06-01), Imaoka
patent: 7102905 (2006-09-01), Funaba et al.
patent: 7119428 (2006-10-01), Tanie et al.
patent: 7123497 (2006-10-01), Matsui et al.
patent: 7215033 (2007-05-01), Lee et al.
patent: 7256484 (2007-08-01), Rapport et al.
patent: 7268420 (2007-09-01), Hirose
patent: 7317256 (2008-01-01), Williams et al.
patent: 7487200 (2009-02-01), Srinivasan
patent: 2002/0036338 (2002-03-01), Matsuo et al.
patent: 2002/0109236 (2002-08-01), Kim et al.
patent: 2003/0062612 (2003-04-01), Matsuo et al.
patent: 2003/0206480 (2003-11-01), Takahashi
patent: 2005/0001306 (2005-01-01), Matsuo et al.
patent: 2005/0014311 (2005-01-01), Hayasaka et al.
patent: 2005/0082664 (2005-04-01), Funaba et al.
patent: 2005/0104181 (2005-05-01), Lee et al.
patent: 2005/0127490 (2005-06-01), Black et al.
patent: 2005/0189639 (2005-09-01), Tanie et al.
patent: 2005/0263869 (2005-12-01), Tanaka et al.
patent: 2006/0280193 (2006-12-01), Srinivasan et al.
patent: 2007/0126105 (2007-06-01), Yamada et al.
patent: 2000-049277 (2000-02-01), None
patent: 2000-133000 (2000-05-01), None
patent: 2001-307057 (2001-11-01), None
patent: 2002-305283 (2002-10-01), None
patent: 2003-110086 (2003-04-01), None
patent: 2004-327474 (2004-11-01), None
patent: 2005-122823 (2005-05-01), None
patent: 2005-210106 (2005-08-01), None
Chinese Notification of Reasons for Refusal issued in Patent Application No. CN 200610164162.4 dated on Jun. 6, 2008.
Japanese Office Action issued in Japanese Patent Application No. JP 2005-352692 dated Sep. 21, 2010.
Taiwanese Office Action, with Japanese translation, issued in Taiwanese Patent Application No. 09820089900, dated Feb. 19, 2009.
Japanese Office Action, with English translation, issued in Japanese Patent Application No. 2005-352692, mailed Apr. 19, 2011.
Ijima Tatsuya
Ikeda Hiroaki
Inoue Yoshihiko
Miwa Hitoshi
Shibata Kayoko
Elpida Memory Inc.
Harriston William
McDermott Will & Emery LLP
Purvis Sue A.
LandOfFree
Stacked type semiconductor memory device and chip selection... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked type semiconductor memory device and chip selection..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked type semiconductor memory device and chip selection... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4296244