Fishing – trapping – and vermin destroying
Patent
1991-01-07
1992-11-10
Hearn, Brian E.
Fishing, trapping, and vermin destroying
437189, 437192, 437203, 437228, 437246, 437978, H01L 2144
Patent
active
051622602
ABSTRACT:
A method of forming solid copper vias in a dielectric layer permits stacked vias in a multi-chip carrier. A dielectric layer is deposited over a substrate and lines of a first interconnect layer formed on the substrate. An aperture formed in the dielectric layer is filled with copper by deposition to form a hollow via. Using a photoresist mask, the hollow via is filled solid by electroplating a second amount of copper. The photoresist is then stripped and excess copper extending from the via is polished flat. A second interconnect layer can be formed on the resulting structure. The foregoing steps can be iterated to build a multi-layer structure with stacked vias.
REFERENCES:
patent: 4067104 (1978-01-01), Tracy
patent: 4523372 (1985-06-01), Balda et al.
patent: 4612083 (1986-09-01), Yasumoto et al.
patent: 4666737 (1987-05-01), Gimpelson et al.
patent: 4700465 (1987-10-01), Sirkin
patent: 4710398 (1987-12-01), Homma et al.
patent: 4721689 (1988-01-01), Chaloux, Jr. et al.
patent: 4767724 (1988-08-01), Kim
patent: 4824802 (1989-04-01), Brown et al.
patent: 4829018 (1989-05-01), Wahlstrom
patent: 4840923 (1989-06-01), Flagello et al.
patent: 4879257 (1989-11-01), Patrick
Chao Clinton C.
Cobarruviaz Maria L.
Leibovitz Jacques
Scholz Kenneth D.
Hearn Brian E.
Hewlett--Packard Company
Nguyen Tuan
LandOfFree
Stacked solid via formation in integrated circuit systems does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked solid via formation in integrated circuit systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked solid via formation in integrated circuit systems will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2292276