Active solid-state devices (e.g. – transistors – solid-state diode – Integrated circuit structure with electrically isolated... – With pn junction isolation
Patent
1997-12-18
2000-01-18
Saadat, Mahshid
Active solid-state devices (e.g., transistors, solid-state diode
Integrated circuit structure with electrically isolated...
With pn junction isolation
257173, 257355, H01L 2362, H01L 2900, H01L 2974, H01L 31111
Patent
active
060160020
ABSTRACT:
An SCR (68) for protecting an integrated circuit (62) against ESD events is provided having a trigger voltage which is automatically adjusted to different trigger voltage levels in response to power being applied to the integrated circuit (62). An enhancement-type P-channel transistor (78) is provided for determining the trigger voltage. When operating power is not being applied to the integrated circuit (62), the P-channel transistor (78) threshold voltage determines the voltage at which the SCR (68) is triggered. When operating power is being applied to the integrated circuit (62), the operating voltage is applied to the gate of the P-channel transistor (78), and then the operating voltage and the threshold voltage for the P-channel transistor (78) determine the trigger voltage of the SCR (68). Then, a PNP and NPN transistor pair (76, 80) that form the SCR (68) are latched to shunt the protected signal path (69) to ground. The SCR (68) remains latched until the voltage applied to the signal path (69) falls beneath a holding voltage of the SCR (68). A plurality of the SCRs (126, 128) may be connected in series, such that the overall holding voltage for the series of SCRs (126, 128) is approximately equal to the sum of the individual holding voltages for the SCRs (126, 128), which overall holding voltage is greater than the trigger voltage. Preferably, the SCR (68) is isolated from the P substrate (92) by a P-N junction which is provided by disposing the SCR (68) within an N-tank (98).
REFERENCES:
patent: 5359211 (1994-10-01), Croft
patent: 5465189 (1995-11-01), Polgreen et al.
patent: 5576557 (1996-11-01), Ker et al.
patent: 5670799 (1997-09-01), Croft
patent: 5719733 (1998-02-01), Wei et al.
patent: 5742085 (1998-04-01), Yu
Chen Julian Zhiliang
Chen Wayne T.
Vrotsos Thomas A.
Brady Wade James
Donaldson Richard L.
Fenty Jesse A.
Garner Jacqueline J.
Saadat Mahshid
LandOfFree
Stacked silicon-controlled rectifier having a low voltage trigge does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked silicon-controlled rectifier having a low voltage trigge, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked silicon-controlled rectifier having a low voltage trigge will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-565029