Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2008-10-30
2011-11-08
Clark, S. V. (Department: 2823)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
C257S777000
Reexamination Certificate
active
08053879
ABSTRACT:
A stacked semiconductor package having a unit package, cover substrates, adhesive members and connection electrodes is presented. The unit package includes a substrate, a first circuit pattern and a second circuit pattern. The first circuit pattern is disposed over an upper face of the substrate. The second circuit pattern is disposed over a lower face of the substrate. The lower and upper faces of the substrate oppose each other. The first and second semiconductor chips are respectively electrically connected to the first and second circuit patterns. The cover substrates are opposed to the first semiconductor chip and the second semiconductor chip. The adhesive members are respectively interposed between the unit package and the cover substrates. The connection electrodes pass through the unit package, the cover substrates and the adhesive members and are electrically connected to the first and second circuit patterns.
REFERENCES:
patent: 6188127 (2001-02-01), Senba et al.
patent: 6239496 (2001-05-01), Asada
patent: 6303997 (2001-10-01), Lee
patent: 6469374 (2002-10-01), Imoto
patent: 6501165 (2002-12-01), Farnworth et al.
patent: 6960827 (2005-11-01), Nishimura et al.
patent: 7656017 (2010-02-01), Kim et al.
patent: 7663215 (2010-02-01), Tuominen et al.
patent: 2007/0145563 (2007-06-01), Punzalan et al.
patent: 2002-246536 (2002-08-01), None
patent: 2007-053327 (2007-03-01), None
patent: 10-0321159 (2002-03-01), None
patent: 10-0415281 (2004-01-01), None
patent: 10-0650769 (2006-11-01), None
Chung Qwan Ho
Lee Woong Sun
Clark S. V.
Hynix / Semiconductor Inc.
Ladas & Parry LLP
LandOfFree
Stacked semiconductor package and method for fabricating the... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked semiconductor package and method for fabricating the..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked semiconductor package and method for fabricating the... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4266350