Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate
2011-04-19
2011-04-19
Parekh, Nitin (Department: 2811)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
C257S686000, C257SE23024
Reexamination Certificate
active
07928557
ABSTRACT:
In a stacked package in which a plurality of packages having semiconductor elements mounted on substrates are stacked, while being electrically connected together, by use of connection sections, wherein the connection sections are formed from pillar-like members and solder joint sections and the upper package is supported on the lower package by pillar-like members.
REFERENCES:
patent: 4970577 (1990-11-01), Ogihara et al.
patent: 5956233 (1999-09-01), Yew et al.
patent: 6195268 (2001-02-01), Eide
patent: 7358603 (2008-04-01), Li et al.
patent: 2004/0007774 (2004-01-01), Crane et al.
patent: 2006/0289977 (2006-12-01), Master et al.
patent: 2007/0235856 (2007-10-01), Haba et al.
patent: 11-8474 (1999-01-01), None
Chino Teruaki
Oi Kiyoshi
Drinker Biddle & Reath LLP
Parekh Nitin
Shinko Electric Industries Co. Ltd.
LandOfFree
Stacked package and method for manufacturing the package does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked package and method for manufacturing the package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked package and method for manufacturing the package will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2677548