Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Patent
1997-12-11
2000-09-19
Monin, Jr., Donald L.
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
257723, 257724, 257725, 438108, 438109, H01L 2160
Patent
active
061216763
ABSTRACT:
A method of making a stacked microelectronic assembly such as a semiconductor chip assembly and its resulting structure includes providing a flexible substrate having a plurality of attachment sites and conductive terminals and including a wiring layer with leads extending to the attachment sites. The method includes assembling a plurality of microelectronic elements to the attachment sites and electrically interconnecting the microelectronic elements and the leads so that the electrically connected microelectronic elements are movable relative to the flexible substrate. The flexible substrate is then folded so as to stack at least some of the microelectronic elements in substantially vertical alignment with one another to provide a stacked assembly with the conductive terminals exposed at the bottom end of the stack. The stacked assembly is held in place using a thermally conductive adhesive and/or a mechanical element. The stacking structure and methods of the present invention provide an economical and space-saving assembly for use in electronic components. The flexibility of the electrical connection between each microelectronic element and the substrate provides for reliable electrical interconnections between the substrate and the microelectronic elements during thermal cycling.
REFERENCES:
patent: 3214827 (1965-11-01), Phohofsky
patent: 3766439 (1973-10-01), Isaacson
patent: 3775844 (1973-12-01), Parks
patent: 4225900 (1980-09-01), Ciccio et al.
patent: 4941033 (1990-07-01), Kishida
patent: 4982265 (1991-01-01), Watanabe et al.
patent: 5046238 (1991-09-01), Daigle et al.
patent: 5138438 (1992-08-01), Masayuki et al.
patent: 5148265 (1992-09-01), Khandros et al.
patent: 5148266 (1992-09-01), Khandros et al.
patent: 5172303 (1992-12-01), Bernardoni et al.
patent: 5198888 (1993-03-01), Sugano et al.
patent: 5222014 (1993-06-01), Lin
patent: 5247423 (1993-09-01), Lin et al.
patent: 5281852 (1994-01-01), Normington
patent: 5313416 (1994-05-01), Kimura
patent: 5334875 (1994-08-01), Sugano et al.
patent: 5347159 (1994-09-01), Khandros et al.
patent: 5390844 (1995-02-01), DiStefano et al.
patent: 5397916 (1995-03-01), Normington
patent: 5398863 (1995-03-01), Grube et al.
patent: 5422435 (1995-06-01), Takiar et al.
patent: 5426563 (1995-06-01), Moresco et al.
patent: 5440171 (1995-08-01), Miyano et al.
patent: 5448511 (1995-09-01), Paurus et al.
patent: 5454160 (1995-10-01), Nickel
patent: 5455740 (1995-10-01), Burns
patent: 5479318 (1995-12-01), Burns
patent: 5489749 (1996-02-01), DiStefano et al.
patent: 5491302 (1996-02-01), DiStefano et al.
patent: 5536909 (1996-07-01), DiStefano et al.
patent: 5552963 (1996-09-01), Burns
patent: 5646446 (1997-07-01), Nicewarner, Jr. et al.
patent: 5659952 (1997-08-01), Kovac et al.
patent: 5776797 (1998-07-01), Nicewarner et al.
Daryl Ann Doane and Paul D. Franzon, "Packaging Performance Factors," Multichip Module Technologies and Alternatives: The basics, pp. 109-112, .COPYRGT.1993 by Van Nostrand Reinhold.
N. Senba et al., "Application of 3-Dimensional Memory Module," ISHM 1996 Proceedings, pp. 279-284.
Dietrich Michael
Monin, Jr. Donald L.
Tessera Inc.
LandOfFree
Stacked microelectronic assembly and method therefor does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked microelectronic assembly and method therefor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked microelectronic assembly and method therefor will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1076127