Semiconductor device manufacturing: process – Packaging or treatment of packaged semiconductor – Metallic housing or support
Reexamination Certificate
2011-01-18
2011-01-18
Clark, Jasmine J (Department: 2815)
Semiconductor device manufacturing: process
Packaging or treatment of packaged semiconductor
Metallic housing or support
C257S686000, C257S777000, C257SE25006, C257SE25013, C257SE25021, C257SE25027, C257SE23085
Reexamination Certificate
active
07871861
ABSTRACT:
A stacked integrated circuit package system includes: mounting a first integrated circuit over a first carrier; mounting a second integrated circuit package system having a second carrier with an intra-stack interconnect attached thereto and with the intra-stack interconnect over the first carrier and the first integrated circuit; and forming an intra-stack encapsulation between the first carrier and the second carrier surrounding the intra-stack interconnect.
REFERENCES:
patent: 5904497 (1999-05-01), Akram
patent: 6489676 (2002-12-01), Taniguchi et al.
patent: 6919627 (2005-07-01), Liu et al.
patent: 6933598 (2005-08-01), Karnezos
patent: 7109576 (2006-09-01), Bolken et al.
patent: 7129113 (2006-10-01), Lin et al.
patent: 7176561 (2007-02-01), Aoyagi
patent: 7187068 (2007-03-01), Suh et al.
patent: 7198980 (2007-04-01), Jiang et al.
patent: 7217993 (2007-05-01), Nishimura
patent: 2008/0169544 (2008-07-01), Tanaka et al.
Jang Byoung Wook
Myung Junwoo
Song Sungmin
Clark Jasmine J
Ishimaru Mikio
Stats Chippac Ltd.
LandOfFree
Stacked integrated circuit package system with intra-stack... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked integrated circuit package system with intra-stack..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked integrated circuit package system with intra-stack... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2719227