Stacked DRAM memory chip for a dual inline memory module (DIMM)

Details Stacked DRAM memory chip for a dual inline memory module (DIMM) Stacked DRAM memory chip for a dual inline memory module (DIMM)

2007-04-03

2007-04-03

Hoang, Huan (Department: 2827)

Static information storage and retrieval

Format or disposition of elements

C711S118000

Reexamination Certificate

active

11010942

ABSTRACT:
A stacked DRAM memory chip for a Dual In Line Memory Module (DIMM) is disclosed. According to one aspect, the DRAM memory chip comprises at least four stacked DRAM memory dies. Further, the memory dies are each selectable by a corresponding internal memory rank signal. Each memory die comprises an array of memory cells. A common internal address bus is provided for addressing the memory cells and is connected to all stacked DRAM memory dies. Internal data buses are provided for writing data into the memory cells and reading data out of the memory cells of the DRAM memory dies. An integrated redriving unit comprises buffers for all internal address lines provided for driving external address signals applied to address pads of the DRAM memory chip. A multiplexer/demultiplexer switches the internal data lines of the selected DRAM memory die. A memory rank decoder selects a corresponding memory die.

REFERENCES:
patent: 6683372 (2004-01-01), Wong et al.
patent: 2002/0112119 (2002-08-01), Halbert et al.

Affiliated with

Also associated with

Rating

Stacked DRAM memory chip for a dual inline memory module (DIMM) does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stacked DRAM memory chip for a dual inline memory module (DIMM), we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked DRAM memory chip for a dual inline memory module (DIMM) will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3763249