Stacked die package for semiconductor devices

Details Stacked die package for semiconductor devices Stacked die package for semiconductor devices

2006-03-21

2006-03-21

Parker, Kenneth (Department: 2815)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Chip mounted on chip

C257S666000, C257S685000, C257S686000, C257S783000, C257S790000, C438S108000, C438S109000, C361S760000

Reexamination Certificate

active

07015587

ABSTRACT:
A stacked multi-chip package is described in which a base die is electrically connected to both an interconnect structure (e.g., a lead frame or a substrate) and a stacked die. A first encapsulant is used to cover some, but not all of the bond pads on a base die as well as portions of their associated electrical connectors (e.g. bonding wires). A surface of the first encapsulant is arranged to support the stacked die. The stacked die is directly electrically connected to bond pads that are not covered by the first encapsulant. A second encapsulant at least partially encapsulates the base and stacked dice and the various electrical connectors. With this arrangement, a stacked multi-chip semiconductor package is provided that includes a direct die-to-die electrical connection. The described arrangement is particularly well suited for use in packages, such as many power packages, in which at least one of the bond pads on the die is centrally located on the active surface of the die and the first encapsulant covers at least a portion of an electrical connector attached to the centrally located bond pad.

REFERENCES:
patent: 5863810 (1999-01-01), Kaldenberg
patent: 6340846 (2002-01-01), LoBianco et al.
patent: 6518655 (2003-02-01), Morinaga et al.
patent: 6521881 (2003-02-01), Tu et al.
patent: 6545365 (2003-04-01), Kondo et al.
patent: 6552416 (2003-04-01), Foster
patent: 6677674 (2004-01-01), Nagao
patent: 6720662 (2004-04-01), Den
patent: 6768212 (2004-07-01), Karashima et al.
patent: 6897088 (2005-05-01), Hedler et al.
patent: 2003/0189259 (2003-10-01), Kurita et al.
patent: 2004/0012080 (2004-01-01), Hedler et al.
Slide from a presentation illustrating Stacked-die Solutions, 2004.

Affiliated with

Also associated with

Rating

Stacked die package for semiconductor devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stacked die package for semiconductor devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked die package for semiconductor devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3567418