Electricity: electrical systems and devices – Housing or mounting assemblies with diverse electrical... – For electronic systems and devices
Reexamination Certificate
2000-06-28
2003-04-22
Martin, David (Department: 2841)
Electricity: electrical systems and devices
Housing or mounting assemblies with diverse electrical...
For electronic systems and devices
C361S808000, C361S790000, C361S760000, C257S698000, C257S770000, C438S111000, C438S110000
Reexamination Certificate
active
06552910
ABSTRACT:
TECHNICAL FIELD
This invention relates to assemblies having a plurality of microelectronic devices stacked on each other, and methods for manufacturing such stacked microelectronic device assemblies.
BACKGROUND
Microelectronic devices, such as memory devices and microprocessors, typically include a microelectronic die encased in a plastic, ceramic or metal protective covering. The die includes functional features, such as memory cells, processor circuits, and interconnecting circuitry. The die also typically includes an array of very small bond pads electrically coupled to the functional features. The bond pads are coupled to terminals, such as pins, that extend outside of the protective covering for operatively connecting the microelectronic dies to buses, circuits and/or other microelectronic devices.
Conventional microelectronic devices are typically arranged side-by-side on a circuit board or other support device that can be incorporated into a computer, mobile phone or other electronic product. One drawback with this arrangement is that the circuit board may need a large surface area to accommodate a large number of microelectronic devices. Accordingly, it may be difficult to fit the circuit board into a housing of a compact electronic product.
One technique to resolve this problem is to stack one microelectronic die on top of another to reduce the surface area on the printed circuit board occupied by the dies. The microelectronic dies are typically connected to each other with an adhesive layer that is heat cured to form a secure bond between the dies. Stacking dies, however, presents many challenges that are not applicable to single-die packages. For example, when two different types of devices are stacked on each other (e.g., a flash-memory device stacked on an SRAM device), such a stacked-die assembly requires multiple test sockets, different handling devices, and multiple test programs to test the individual types devices. In the case of a stacked-die assembly having a flash-memory device and an SRAM device, the fabricating facility must accordingly have a test socket and a test program for each of the flash-memory device and the SRAM device. Stacked-die assemblies with two types of devices accordingly require a significant capital expenditure for the test equipment and a significant amount of skilled labor to perform the individual testing programs.
Another drawback of conventional techniques for stacking dies is that the wire-bond routing from the dies to the circuit board is complex. Typical stacked-die assemblies connect the terminals on the dies to the printed circuit board (PCB) or an interposer substrate using wire-bond connections and/or ball grid arrays. It is complex to form the wire-bond connections on a conventional stacked assembly because the contacts from both of the dies must be routed to correct locations on the PCB or the interposer substrate. The available space on the PCB or the interposer substrate, however, is generally a small area that cannot accommodate the wire bonding of both devices. It will be appreciated that wire-bonding is also expensive and may not produce robust connections.
Still another drawback of conventional stacked-die assemblies is that it is difficult to stack one two-die assembly to another single or multiple-die assembly. In conventional stacked-die assemblies, each die has a separate assembly of ball-pads for coupling each die to a PCB or an interposer substrate. As such, conventional stacked-die assemblies do not allow more than two dies to be stacked together in a single assembly. Therefore, it is difficult to increase the capacity (e.g., the memory capacity of like memory devices) or the function (e.g., combining a flash-memory device and an SRAM device) beyond the two-die stacked-die assemblies that are currently the state of the art.
SUMMARY
The present invention is directed toward stacked-die assemblies, interface substrates for stacked die assemblies, and methods of manufacturing stacked-die assemblies having a plurality of microelectronic devices. In one embodiment, a stacked-die assembly can include a first die, a second die juxtaposed to the first die, and an interface substrate coupled to the first and second dies. The first die can have a first integrated circuit and a first terminal array coupled to the first integrated circuit, and the second die can have a second integrated circuit and a second terminal array coupled to the second integrated circuit. The interface substrate can comprise a body, a first contact array on the body that is electrically coupled to the first terminal array of the first die, a second contact array on the body that is electrically coupled to the second terminal array of the second die, and at least one ball-pad array on the body. The interface substrate can also include interconnecting circuitry electrically coupling at least a portion of the first and second contact arrays with at least a portion of the first ball-pad array.
REFERENCES:
patent: 5128831 (1992-07-01), Fox, III et al.
patent: 5222014 (1993-06-01), Lin
patent: 5252857 (1993-10-01), Kane et al.
patent: 5323060 (1994-06-01), Fogal et al.
patent: 5776797 (1998-07-01), Nicewarner, Jr. et al.
patent: 5793101 (1998-08-01), Kuhn
patent: 5946553 (1999-08-01), Wood et al.
patent: 5986209 (1999-11-01), Tandy
patent: 5990566 (1999-11-01), Farnworth et al.
patent: 6020624 (2000-02-01), Wood et al.
patent: 6020629 (2000-02-01), Farnworth et al.
patent: 6028365 (2000-02-01), Akram et al.
patent: 6051878 (2000-04-01), Akram et al.
patent: 6072233 (2000-06-01), Corisis et al.
patent: 6072236 (2000-06-01), Akram et al.
patent: 6100594 (2000-08-01), Fukui et al.
patent: 6121676 (2000-09-01), Solberg
patent: 6154366 (2000-11-01), Ma et al.
patent: 6160718 (2000-12-01), Vakilian
patent: 6175149 (2001-01-01), Akram
patent: 6212767 (2001-04-01), Tandy
patent: 6222265 (2001-04-01), Akram et al.
patent: 6225689 (2001-05-01), Moden et al.
patent: 6235554 (2001-05-01), Akram et al.
patent: 6258623 (2001-07-01), Moden et al.
patent: 6262895 (2001-07-01), Forthun
patent: 6281577 (2001-08-01), Oppermann et al.
patent: 6294839 (2001-09-01), Mess et al.
patent: 6297547 (2001-10-01), Akram
patent: 6303981 (2001-10-01), Moden
U.S. patent application Ser. No. 09/634,056, Jiang and Brooks, filed Aug. 09, 2000.
U.S. patent application Ser. No. 09/944,723, Moon, filed Aug. 30, 2001.
U.S. patent application Ser. No. 09/644,766, Corisis, filed Aug. 23, 2000.
“3-D IC Packaging.”3-D IC Packaging Industry News. Semiconductor International May 1998.http://www.semiconductor.net/semiconductor/archive/May98/docs/ind_news2.html(Dec. 30, 1999).
Plö&bgr;l, A. and Kräuter, G., “Wafer direct bonding: tailoring adhesion between brittle materials,”Materials Science and EngineeringR25(1-2): pp. 1-88, 1999.
Koon Eng Meow
Moon Ow Chee
Bui Hung
Martin David
Micro)n Technology, Inc.
LandOfFree
Stacked-die assemblies with a plurality of microelectronic... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stacked-die assemblies with a plurality of microelectronic..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked-die assemblies with a plurality of microelectronic... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3070367