Stacked chip-size package type semiconductor device capable...

Details Stacked chip-size package type semiconductor device capable... Stacked chip-size package type semiconductor device capable...

2002-07-08

2004-06-01

Kielin, Erik J. (Department: 2813)

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Chip mounted on chip

Reexamination Certificate

active

06744141

ABSTRACT:

BACKGROUND OF THE INVENTION
1. Field of the Invention
The present invention relates to a semiconductor device, and more particularly, to a stacked chip-size package (CSP) type semiconductor device.
2. Description of the Related Art
Recently, semiconductor packages have been developed to adopt stacked chip-size packages (CSPs) having substantially the same size as that of semiconductor chips.
A prior art stacked chip-size package type semiconductor device (see: JP-A-2000-307057) is constructed by a plurality of semiconductor chips stacked on a substrate. In this case, an upper one of the semiconductor chips is smaller than an lower one of the semiconductor chips. This will be explained later in detail.
In the above-described prior art stacked chip-size package type semiconductor device, however, since the largest semiconductor chip is the lowest semiconductor chip, all bonding wires connected between the semiconductor chips and the substrate are outside of the largest semiconductor chip, the substrate is much larger than the largest semiconductor chip, which would increase the stacked chip-size package in size.
SUMMARY OF THE INVENTION
It is an object of the present invention to provide a stacked chip-size package type semiconductor device capable of being decreased in size.
According to the present invention, in a semiconductor device including a substrate, a first semiconductor chip directly or indirectly on the substrate, and a second semiconductor chip located on the first semiconductor chip, the second semiconductor chip has a larger dimension than that of the first semiconductor chip.
If the second semiconductor chip is largest, the largest semiconductor chip is not the lowest semiconductor chip. As a result, some of bonding wires are inside of the largest semiconductor chip, so that the size of the substrate can be brought close to that of the largest semiconductor chip.


REFERENCES:
patent: 6337226 (2002-01-01), Symons
patent: 6353263 (2002-03-01), Dotta et al.
patent: 6437449 (2002-08-01), Foster
patent: 6445594 (2002-09-01), Nakagawa et al.
patent: 6448659 (2002-09-01), Lee
patent: 6531784 (2003-03-01), Shim et al.
patent: 2001/0035587 (2001-11-01), Kondo et al.
patent: 2002/0004258 (2002-01-01), Nakayama et al.
patent: 2003/0038374 (2003-02-01), Shim et al.
patent: 2003/0057539 (2003-03-01), Koopmans
patent: 2000-307057 (2000-11-01), None

Affiliated with

Also associated with

Rating

Stacked chip-size package type semiconductor device capable... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stacked chip-size package type semiconductor device capable..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked chip-size package type semiconductor device capable... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3360267