Stacked 1T-nmemory cell structure

Details Stacked 1T-nmemory cell structure Stacked 1T-nmemory cell structure

2006-05-09

2006-05-09

Nguyen, Viet Q. (Department: 2827)

Static information storage and retrieval

Interconnection arrangements

C365S214000, C365S230030, C365S173000

Reexamination Certificate

active

07042749

ABSTRACT:
This invention relates to memory technology and new variations on memory array architecture to incorporate certain advantages from both cross-point and 1T-1Cell architectures. The fast read-time and higher signal-to-noise ratio of the 1T-1Cell architecture and the higher packing density of the cross-point architecture are both exploited by combining certain characteristics of these layouts. A single access transistor16is used to read multiple memory cells, which can be stacked vertically above one another in a plurality of memory array layers arranged in a “Z” axis direction.

REFERENCES:
patent: 5160987 (1992-11-01), Pricer et al.
patent: 5638318 (1997-06-01), Seyyedy
patent: 5864496 (1999-01-01), Mueller et al.
patent: 5969380 (1999-10-01), Seyyedy
patent: 6069815 (2000-05-01), Mueller et al.
patent: 6072716 (2000-06-01), Jacobson et al.
patent: 6317375 (2001-11-01), Perner
patent: 6348365 (2002-02-01), Moore et al.
patent: 6356477 (2002-03-01), Tran
patent: 6376259 (2002-04-01), Chu et al.
patent: 6391526 (2002-05-01), Person et al.
patent: 6445613 (2002-09-01), Nagai
patent: 6459609 (2002-10-01), Du
patent: 6535444 (2003-03-01), Jacquet et al.
patent: 6754124 (2004-06-01), Seyyedy et al.
patent: 6806528 (2004-10-01), Lee et al.
patent: 2001/0012228 (2001-08-01), Perner
patent: 2001/0038548 (2001-11-01), Perner et al.
patent: 2002/0037595 (2002-03-01), Hosotani
patent: 2002/0080641 (2002-06-01), Asao et al.
patent: 2002/0093845 (2002-07-01), Matsuoka et al.
patent: 2002/0132375 (2002-09-01), Doan et al.
patent: 2002/0135018 (2002-09-01), Hidaka
patent: 2002/0140000 (2002-10-01), Watanabe
patent: 2002/0140016 (2002-10-01), Cha
patent: 2002/0140060 (2002-10-01), Asao et al.
patent: 2003/0047765 (2003-03-01), Campbell
patent: 2003/0058686 (2003-03-01), Ooishi et al.
patent: 2003/0067013 (2003-04-01), Ichihara et al.
patent: 2003/0103377 (2003-06-01), Kajiyama
patent: 2003/0227795 (2003-12-01), Seyyedy et al.
patent: 1 109 170 (2001-06-01), None
patent: 1 109 170 (2001-06-01), None
patent: 1 321 941 (2003-06-01), None
patent: 2000 187976 (1998-12-01), None
patent: 2001217398 (2000-03-01), None
patent: 2001357666 (2000-06-01), None
SaiedTehrani, “MTJ based MRAM System Design”, Mar. 2001, Motorola Labs (Physical Sciences Research Lab), Session G5-Recent Applications and Sciences of M,agnetic Tunnel Junctions, p. 1 of 1.
How Magnetic RAM Will Work (accessed Nov. 19, 2001) <http://www.howstuffworks.com/mram2.htm>.
MTJ Based MRAM System Design (accessed Nov. 19, 2001) <http://www.aps.org/meet/MAR01/baps/abs/S2550004.html>.
Motorola Demonstrates Revolutionary Memory Technology (accessed Nov. 19, 2001) <http://www.apspg.com/press/060100/mram-final.html>.
Computing Unplugged (accessed Nov. 19, 2001) <http://www.research.ibm.com/thinkresearch/pages/2001/20010202._mram.shtml>.
Magnetic Tunnel Junction Materials for Electronic Applications (accessed Nov. 19, 2001) <http://www.tms.org/pubs/journals/JOM/0006/SlaughterSlaughter-0006.html.
Magneto-Electronics: Magnetic Tunnel Junctions (accessed Nov. 19, 2001), http://www.almaden.ibm.com/st/projects/magneto/mtj/>.
Fujitus Successfully Develops 1T1C FRAM Memory Cell Technology (3 pgs.) (accessed May 13, 2003) <http://pr.fujitsu.com/en
ews/2000/03/13.html>.
FRAM Memory: Next Generation Nonvolatile Memory Today (2 pgs.) (accessed May 13, 2003) <http://www.ramtron.com/aboutfram/applications.htm>.
FRAM Memory Products (2 pgs.) (accessed May 13, 2003) <http://www.ramtron.com/products/Bulletins/FM25CL64Bulletin.htm>.
FRAM Memory Products (2 pgs.) (accessed May 13, 2003) <http://www.ramtron.com/products/Bulletins/FM24C256bulletin.htm>.
FRAM Memory (1 pg.) (accessed May 13, 2003) <http://www.ramtron.com/aboutfram/aboutfram.htm>.
FRAM Memory (2 pgs.) (accessed May 13, 2003) <http://www.ramtron.com/aboutfram/technology.htm>.
Polymer Memory, Technology Review, Sep. 2002 (1 pg.) <www.technologyreview.com>.
Integration and Circuit Demonstration of Chalcogenide Memory Elements with a Radiation Hardened CMOS Technology. J. Maimon, K. Hunt, J. Rogers, L. Burein, and K. Knowles (accessed May 13, 2003) <http://www.ovonyx.com>.
Ovonoc Unified Memory (3 pgs.) with attached diagrams and schematics (80 pgs.) (accessed May 13, 2003) <http://www.ovonyx.com/tech_html.html>.

Affiliated with

Also associated with

Rating

Stacked 1T-nmemory cell structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stacked 1T-nmemory cell structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stacked 1T-nmemory cell structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3575755