Stack read/write counter through checking

Details Stack read/write counter through checking Stack read/write counter through checking

1994-04-26

1995-11-28

Nguyen, Hoa T.

Excavating

G06F 1100

Patent

active

054714877

ABSTRACT:
An apparatus for efficiently detecting an error on a memory stack write pointer or a memory stack read pointer by continuously monitoring the relative position between the two pointers. Using this technique, the present invention may detect certain classes of errors that cannot be detected by other error detection methods such as redundancy. The present invention eliminates the need to provide full redundancy thereby potentially saving considerable cost, size and power in a typical computer system.

REFERENCES:
patent: 4175287 (1979-11-01), Fuhrman
patent: 4507760 (1985-03-01), Fraser
patent: 4692893 (1987-09-01), Casper
patent: 4833651 (1989-05-01), Seltzer et al.
patent: 4933932 (1990-06-01), Quinquis et al.
patent: 5210749 (1993-05-01), Firoozmand
patent: 5267191 (1993-11-01), Simpson
patent: 5274647 (1993-12-01), Tanaka

Affiliated with

Also associated with

Rating

Stack read/write counter through checking does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stack read/write counter through checking, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stack read/write counter through checking will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2018924