Amplifiers – With semiconductor amplifying device – Including plural stages cascaded
Reexamination Certificate
2006-04-04
2006-04-04
Choe, Henry (Department: 2817)
Amplifiers
With semiconductor amplifying device
Including plural stages cascaded
C330S285000
Reexamination Certificate
active
07023281
ABSTRACT:
Cascode bias structures are provided which enhance control of cascode biases over disturbing effects such as temperature and process variations. Because this enhanced control stabilizes the biases over these disturbing effects, the biases can be reduced to thereby expand the cascode's dynamic range and yet assure that the cascode transistors continue to operate in their proper transistor regions.
REFERENCES:
patent: 4829266 (1989-05-01), Pernici et al.
patent: 5025226 (1991-06-01), Taylor
patent: 5311115 (1994-05-01), Archer
patent: 5323121 (1994-06-01), Butler
patent: 5523718 (1996-06-01), Butler
patent: 5648743 (1997-07-01), Nagaya et al.
patent: 6107885 (2000-08-01), Miguelez et al.
patent: 6211659 (2001-04-01), Singh
patent: 6362688 (2002-03-01), Au
patent: 6400185 (2002-06-01), Pavan
Razavi, Behzad, “Design of Analog CMOS Integrated Circuits”, McGraw Hill, preview edition, 2000, pp. 133-139.
“Analog Microelectronics, Advanced Current Mirrors and OpAmp Design” Microlab, vlsi28, 12 pages.
Minch, Bradley A., “A Low-Voltage MOS Cascode Current Mirror for All Current Levels”, Mixed Analog-Digital VLSI Circuits and Systems Lab, Cornell University, Ithaca, NY, Aug. 6, 2002.
Analog Devices Inc.
Choe Henry
Koppel, Jacobs Patrick & Heybl
LandOfFree
Stably-biased cascode networks does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Stably-biased cascode networks, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stably-biased cascode networks will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3562502