Stable timing clock circuit

Details Stable timing clock circuit Stable timing clock circuit

2006-02-28

2006-02-28

Nguyen, Linh My (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Clock or pulse waveform generating

C327S298000

Reexamination Certificate

active

07005905

ABSTRACT:
A circuit capable of providing stable timing clock includes: a step-down clamping circuit, an oscillating circuit, and a voltage potential-conversing circuit. The step-down clamping circuit that step down the input first voltage potential, and clamp to output second voltage, the oscillating circuit is coupled to the clamping circuit and is an oscillating circuit that takes the second voltage as a operating voltage to generate a first timing clock signal, which has a lower voltage potential. The voltage potential-conversing circuit is coupled to the oscillating circuit to convert the first timing clock signal into a second timing clock signal, which has a higher voltage potential. And it is a stable timing clock signal available for other system circuit.

REFERENCES:
patent: 4428040 (1984-01-01), Yamashiro et al.
patent: 6044003 (2000-03-01), Toshinari et al.
patent: 6646426 (2003-11-01), Terashi

Affiliated with

Also associated with

Rating

Stable timing clock circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stable timing clock circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stable timing clock circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3650122