Stable internal clock generation for an integrated circuit

Details Stable internal clock generation for an integrated circuit Stable internal clock generation for an integrated circuit

1992-05-08

1994-08-09

Wambach, Margaret Rose

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307265, 307271, 307310, 307529, 307601, 328 20, 328 25, 328111, H03K 3017, H03K 326

Patent

active

053369394

ABSTRACT:
An integrated circuit, such as a microprocessor or math co-processor, having a clock generator circuit for generating a high frequency internal clock signal based on an external input clock signal is disclosed. The clock generator circuit includes a programmable delay stage having fixed and variable portions. The fixed portion preferably includes a series of logic elements of various types (NOR, NAND, NOT, pass gates, etc.), selected to match the worst case clock phase delay and which match speed variations as a function of voltage, temperature or processing conditions. The variable portion of the delay stage selects a propagation delay by way of programmable elements (e.g., mask programmable); multiplexers may be included therein to allow selection of the delay in a test mode. The high frequency clock is generated by a circuit having a set input receiving the input clock signal and a reset input receiving the output of the programmable delay stage; as a result, the output clock signal duty cycle depends upon the propagation delay through the programmable delay stage, and not upon the duty cycle of the input clock signal. A frequency divider may also be provided to generate a lower frequency clock based on the input clock signal. In addition, the set and reset circuits may be disabled in a non-clock doubling mode, in which another frequency divider may be enabled for generating an output clock signal.

REFERENCES:
patent: 3812384 (1974-05-01), Skorup
patent: 4446437 (1984-05-01), Rinaldi
patent: 4638181 (1987-01-01), Deiss
patent: 4943787 (1990-07-01), Swapp
patent: 4959617 (1990-09-01), Martin
patent: 4965524 (1990-10-01), Patchen
patent: 4985640 (1991-01-01), Grochowski et al.
patent: 5095280 (1992-03-01), Wunner et al.
patent: 5136180 (1992-08-01), Caviasca et al.
patent: 5220217 (1993-06-01), Scara et al.

Affiliated with

Also associated with

Rating

Stable internal clock generation for an integrated circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stable internal clock generation for an integrated circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stable internal clock generation for an integrated circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-217944