Stability testing of semiconductor memories

Details Stability testing of semiconductor memories Stability testing of semiconductor memories

1986-03-13

1987-12-15

Fleming, Michael R.

Excavating

365201, 365200, 371 20, G06F 3128

Patent

active

047138149

ABSTRACT:
Design/test technique to facilitate improved long-term stability testing of static memory arrays with high inherent data retention characteristics at extremely small standby current requirements. The test concept is based on the fact that defects in the standby condition system of a memory array have a bearing on the word line standby potential. Detection of word line potentials differing from their nominal value defined for the standby state, i.e., in the unselected operation mode, is accomplished by performing a disturb write operation into the partly or totally unselected array. As a result cells along a defective word line are less disturbed than those along a goood or normal word line. This inverted error pattern is used for screening defect word lines which otherwise would show up as long-term data retention problems.

REFERENCES:
patent: 3995215 (1976-11-01), Chu et al.
patent: 4004222 (1977-01-01), Gebhard
patent: 4418403 (1983-11-01), O'Toole et al.
patent: 4430735 (1984-02-01), Catiller
patent: 4502140 (1985-02-01), Prochsting
patent: 4503538 (1985-03-01), Fritz
patent: 4553225 (1985-11-01), Ole
patent: 4606025 (1986-08-01), Pekis
patent: 4608669 (1986-08-01), Klara
patent: 4612630 (1986-09-01), Rosier
S. K. Wiedmann "Advancements in Bipolar VLSI Circuits and Technologies in IEEE Journal of Solid-State Circuits vol. SC-19 No. 3 Jun. 1984 pp. 282-290.
S. K. Wiedmann, F. Wernicke et al. "Injection-Coupled Logic Leads Bipolar RAMs to VLSI" in Electronics, Feb. 23, 1984, pp. 139-143.
G. Boudon, "Storage Cell Disturb Test for Harper Cell Memory" in IBM Technical Disclosure Bulletin (TDB) Feb. 1979 vol. 21 No. 9 pp. 3659-3660.
K. Heuber et al. "Storage Cell Disturb Test" in IBM Technical Disclosure Bulletin (TDB) Jan. 1978 vol. 20 No. 8 pp. 3175-3176.
E. C. Jacobson "Word-Line Failure Detection Circuit" in IBM Technical Disclosure Bulletin (TDB) Apr. 1977 vol. 19 No. 11 pp. 4197-4198.
S. K. Wiedman, K. H. Heuber "A 25ns 8K.times.8 Static MTL/I.sup.2 L RAM", in IEEE Journal of Solid State Circuits, vol. SC-18, No. 5, Oct. 1983, pp. 486-493.

Affiliated with

Also associated with

Rating

Stability testing of semiconductor memories does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Stability testing of semiconductor memories, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Stability testing of semiconductor memories will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1224623