SRAM with switchable power supply sets of voltages

Details SRAM with switchable power supply sets of voltages SRAM with switchable power supply sets of voltages

2008-02-13

2009-11-24

Nguyen, Tuan T (Department: 2824)

Static information storage and retrieval

Powering

Data preservation

C365S154000, C365S189020, C365S189070

Reexamination Certificate

active

07623405

ABSTRACT:
A circuit includes a memory cell having a high voltage supply node and a low voltage supply node. Power multiplexing circuitry is included to selectively apply one of a first set of voltages and a second set of voltages to the high and low voltage supply nodes of the cell in dependence upon a current operational mode of the cell. If the cell is in active read or write mode, then the multiplexing circuitry selectively applies the first set of voltages to the high and low voltage supply nodes. Conversely, if the cell is in standby no-read or no-write mode, then the multiplexing circuitry selectively applies the second set of voltages to the high and low voltage supply nodes. The second set of voltages are offset from the first set of voltages. More particularly, a low voltage in the second set of voltages is higher than a low voltage in the first set of voltages, and wherein a high voltage in the second set of voltages is less than a high voltage in the first set of voltages. The cell can be a member of an array of cells, in which case the selective application of voltages applies to the array depending on the active/standby mode of the array. The array can include a block or section within an overall memory device including many blocks or sections, in which case the selective application of voltages applies to individual blocks/sections depending on the active/standby mode of the block/section itself.

REFERENCES:
patent: 5570313 (1996-10-01), Masson et al.
patent: 5726562 (1998-03-01), Mizuno et al.
patent: 6838926 (2005-01-01), Jung et al.
patent: 6891745 (2005-05-01), Liaw
patent: 6999338 (2006-02-01), Hirabayashi
patent: 7112895 (2006-09-01), Hokenmaier
patent: 7254085 (2007-08-01), Hirabayashi
patent: 7307907 (2007-12-01), Houston
patent: 7372746 (2008-05-01), Kim
patent: 7382674 (2008-06-01), Hirabayashi
patent: 2001/0038552 (2001-11-01), Ishimaru
patent: 2003/0076705 (2003-04-01), Yamaoka et al.
patent: 2004/0125681 (2004-07-01), Yamaoka et al.
patent: 2005/0117379 (2005-06-01), Kang
patent: 2005/0146948 (2005-07-01), Hose et al.
patent: 2008/0198678 (2008-08-01), McClure et al.
patent: 2008/0211513 (2008-09-01), Lysinger et al.
Extended European Search Report, EP 08 15 1480.4, dated May 2, 2008.
K. Kumagai, A Novel Powering-down Scheme for Low Vt CMOS Circuits, IEEE, Symposium on VLSI Circuits Digest of Technical Papers, 1998, pp. 44-45.

Affiliated with

Also associated with

Rating

SRAM with switchable power supply sets of voltages does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with SRAM with switchable power supply sets of voltages, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SRAM with switchable power supply sets of voltages will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4073512