SRAM with current-mode read data path

Details SRAM with current-mode read data path SRAM with current-mode read data path

1992-09-09

1995-01-24

LaRoche, Eugene R.

Miscellaneous active electrical nonlinear devices, circuits, and

Specific signal discriminating without subsequent control

By amplitude

365207, H03K 522

Patent

active

053845030

ABSTRACT:
A current sensing, cascadable differential amplifier has a special bias circuit that provides a low impedance input and a high impedance output, whereby plural stages may be connected in cascade. Optionally, active current sources are used as pull-ups for the data lines, to increase the output impedance and improve the data line common mode level. The amplifier performs as a current sensing sense amplifier in a large scale, fast access semiconductor memory and in this application, the memory does not need equalizing clock signals, nor is the access time slowed materially in the plural cascade stages.

REFERENCES:
patent: 4888503 (1989-12-01), Young
patent: 4899312 (1990-02-01), Sato
patent: 5036231 (1991-07-01), Kanbara
patent: 5216380 (1993-06-01), Carbou

Affiliated with

Also associated with

Rating

SRAM with current-mode read data path does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with SRAM with current-mode read data path, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SRAM with current-mode read data path will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1469983