SRAM cell power reduction circuit

Details SRAM cell power reduction circuit SRAM cell power reduction circuit

2007-04-17

2007-04-17

Tran, Andrew Q. (Department: 2824)

Static information storage and retrieval

Powering

Data preservation

C365S227000, C365S226000, C365S156000

Reexamination Certificate

active

10956195

ABSTRACT:
A method is described that comprises modulating the power consumption of an SRAM as a function of its usage at least by reaching, with help of a transistor, a voltage on a node within an operational amplifier's feedback loop. The voltage is beyond another voltage that the operational amplifier would drive the node to be without the help of the transistor. The voltage helps the feedback loop establish a voltage drop across a cell within the SRAM.

REFERENCES:
patent: 5325338 (1994-06-01), Runaldue et al.
patent: 5345424 (1994-09-01), Landgraf
patent: 5864225 (1999-01-01), Bryson
patent: 6434076 (2002-08-01), Andersen et al.
patent: 2003/0155962 (2003-08-01), Itoh, et al.
patent: 2003/0218914 (2003-11-01), Kim et al.
patent: 2005/0134162 (2005-06-01), Hiraki
patent: 2005/0135162 (2005-06-01), Somasekhar et al.

Affiliated with

Also associated with

Rating

SRAM cell power reduction circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with SRAM cell power reduction circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SRAM cell power reduction circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3773228