Static information storage and retrieval – Read only systems – Semiconductive
Reexamination Certificate
2011-01-11
2011-01-11
Phung, Anh (Department: 2824)
Static information storage and retrieval
Read only systems
Semiconductive
C365S154000
Reexamination Certificate
active
07869251
ABSTRACT:
Disclosed is a method and device for providing fast-response One-Time-Programmable (OTP) memory based on SRAM memory technology and the inherent breakdown characteristics of a MOS transistor. Each memory cell of an SRAM memory cell circuit is connected to a programming circuit. The programming circuit is comprised of two groups of MOS transistors connected to the storage nodes (SN and SNB, where SNB is the complementary value of SN) of the two cross-coupled inverters of the SRAM memory circuit. A desired data set is loaded into the circuit and then is burned-in by applying and repeatedly cycling a “burn-in” voltage across the source and drain of the MOS transistors of the programming circuit that approaches the ON STATE trigger voltage of the characteristic bipolar junction transistor contained within the MOS transistors. Upon repeated cycling of the source-to-drain voltage, the targeted MOS transistor within the programming circuit breaks down and shorts across the gate, drain, and/or source of the transistor. When the system is returned to normal operation, the programming circuits will be connected to ground, Vdd or Vss and one of the two nodes of the SRAM cell circuit will be shorted through the programming circuit to ground, Vdd or Vss, thus, forcing a retention of the programmed data state.
REFERENCES:
patent: 5603011 (1997-02-01), Piazza
patent: 5918047 (1999-06-01), Leavitt et al.
patent: 6041008 (2000-03-01), Marr
patent: 6744660 (2004-06-01), Smith et al.
patent: 6822888 (2004-11-01), Peng
patent: 7136303 (2006-11-01), Smith et al.
patent: 7242072 (2007-07-01), Kothandaraman
patent: 7369452 (2008-05-01), Kenkare et al.
patent: 2006/0023503 (2006-02-01), Lee
patent: 2007/0133334 (2007-06-01), Peng et al.
patent: 2009/0109723 (2009-04-01), Buer et al.
Castagnetti Ruggero
Ramesh Subramanian
Venkatraman Ramnath
Cochran Freund & Young LLC
King Douglas
LSI Corporation
Phung Anh
Whitham Christopher P.
LandOfFree
SRAM based one-time-programmable memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SRAM based one-time-programmable memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SRAM based one-time-programmable memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2709962