Squared-radix discrete Fourier transform

Boots – shoes – and leggings

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

G06F 15332

Patent

active

047681594

ABSTRACT:
A radix-N.sup.2 or radix-N.sup.4 discrete Fourier transform (DFT) processor having cascaded stages alternately comprising N.sup.2 -sample memories and radix-N DFT's. Data is written into and read from the memories in a sequence permitting data to be written into a memory address immediately after the previously stored data is read from the same memory address, thereby avoiding the need for double-buffered memory. In one embodiment of the invention, two radix-N.sup.2 processors are cascaded to produce a radix-N.sup.4 DFT processor with even greater memory savings.

REFERENCES:
patent: 4282579 (1981-08-01), Speiser et al.
patent: 4293921 (1981-10-01), Smith, Jr.
patent: 4602350 (1986-07-01), Gray

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Squared-radix discrete Fourier transform does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Squared-radix discrete Fourier transform, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Squared-radix discrete Fourier transform will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2092730

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.