Active solid-state devices (e.g. – transistors – solid-state diode – Combined with electrical contact or lead – Of specified material other than unalloyed aluminum
Reexamination Certificate
2000-01-28
2003-07-01
Flynn, Nathan J. (Department: 2826)
Active solid-state devices (e.g., transistors, solid-state diode
Combined with electrical contact or lead
Of specified material other than unalloyed aluminum
C257S382000, C257S384000, C257S753000, C257S766000, C257S767000
Reexamination Certificate
active
06586837
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to a sputtering target and a method of manufacturing a semiconductor device.
Large-scale integrated circuits (LSIs), each incorporating a number of transistors, resistors and the like which are connected, forming electric circuits on a single chip, are widely used as major components of an electronic apparatus such as a computer or a communications apparatus. The performance of the electronic apparatus largely depends on the performance of each LSI. The performance of an LSI can be enhanced by increasing the integration density, or by minimizing the size of each circuit element.
To minimizing the size of a circuit elements, e.g., a MOS field-effect transistor (hereinafter referred to as “MOS transistor”), it is necessary to reduce the gate length and the thickness of the source/drain diffusion layer.
Known as a method of forming a shallow source-drain diffusion layer is low-acceleration ion implantation. This method can form a shallow source/drain diffusion layer as thin as 0.1 &mgr;m or less.
However, a source/drain diffusion layer formed by the low-acceleration ion implantation has a sheet resistance of 100 &OHgr;/□ or more. If a circuit element has so high a sheet resistance, it cannot operate at high speed. To enable the element to operate at high speed, a recently developed method called “salicidation” may be employed. In this method, a silicide layer is deposited in self-aligned fashion on the surface of the source/drain diffusion layer.
FIGS. 1A
to
1
C are cross-sectional views, explaining a method of manufacturing a MOS transistor of LDD (Lightly-Doped Drain) structure, which includes a salicidation process.
First, an element isolating insulation layer
82
in the upper surface of a silicon substrate
81
, defining an element forming region in the surface of the substrate
81
. A gate insulation film
83
and a gate electrode
84
made of polycrystalline silicon, are formed on the element forming region. Then, using the gate electrode
84
as a mask, impurity ions are implanted into the exposed surface of the substrate
81
. The resultant structure is annealed, activating the imourity ions. A lightly-dosed source/drain diffusion (LDD) layer
86
b
is thereby formed in the surface of the substrate
81
.
Next, cate side wall insulation layers
85
having a width of about 50 nm is formed on the sides of the gate electrode
84
. Using the gate side wall insulation. layers
85
and the gate electrode
84
as a mask, impurity ions are implanted into the exposed surface of the substrate
81
. At the same time, impurity ions are implanted into polycrystalline silicon constituting the gage electrode
84
. The resultant structure is annealed, activating the impurity ions. A highly-dosed source/drain diffusion layer
86
b
is thereby formed. The manufacturing steps thus far performed are identical to the steps of a method of manufacturing a MOS transistor of ordinary LDD structure.
Further, as shown in
FIG. 1A
, a cobalt (Co) film
87
about 20 to 30 nm thick is deposited on the entire surface of the substrate
81
by means of sputtering. The resultant structure is then subjected to lamp annealing in a nitrogen atmosphere at 500 to 600° C. for 30 to 60 seconds. The Co film
87
reacts with the silicon substrate
81
and also with the gate electrode
84
made of polycrystsalline silicon. As a result, a cobalt silicide (CoSi) layer
88
is formed on the silicon substrate
81
and the gate electrode (polycrystalline silicon)
84
as is shown in FIG.
1
B.
Unreacted part of the Co film
87
is removed by etchina. The resultant structure is heated at 750 to 900° C. for 30 to 60 seconds. The CoSi layer
88
formed on the source/drain diffusion layer
86
b
and the CoSi layer
88
formed on the gate electrode
84
are thereby changed to CoSi
2
layers
88
′.
An interlayer insulating layer
89
is formed on the entire surface of the substrate having the CoSi
2
layers
88
′ on it. Contact holes are made in the interlayer insulating layer
89
, thereby exposing the CoSi
2
layers
88
′ which are formed on the source/drain diffusion layer
86
b
and the gate electrode
84
, respectively.
Finally, source/drain electrode wires
90
SD
and a gate electrode wire
90
G
are formed, the former contacting the CoSi
2
layer
88
′ formed on the source/drain diffusion layer
86
b,
and the latter contacting the CoSi
2
layer
88
′ formed on the gate electrode
84
. A MOS transistor is thus manufactured which has the LDD structure shown in FIG.
1
C.
The CoSi
2
layer
88
′ formed on the source/drain diffusion layer
86
a
has a thickness of about 70 to 100 nm. This layer
88
′ has a low sheet resistance of 2 to 3 &OHgr;/□. Nonetheless, the method of manufacturing a MOS transistor, which includes a salicidation process, has the following disadvantages.
The first disadvantage resides in the step of depositing the Co film
87
by sputtering. Since cobalt is magnetic material, the magnetic field generated by a magnet mounted on the cathode is confined in the Co target when the Co target is sputtered by means of commonly used magnetron sputtering. Hence, it is practically impossible to generate a magnetic field on the Co target to achieve densification of plasma. In the case of Ar plasma, no discharge will occur even if the Ar pressure is raised to 1.5 Pa or more.
To eliminate the first disadvantage, the thickness of the Co target may be reduced to 3 mm or less, making it possible to generate a magnetic field at a position remote from the surface of the Co target. If the thickness of the Co target is so reduced, however, the discharge current decreases to less than 1 A. Consequently, stable sputtering can hardly be performed to form Co films.
Further, if the Co target is only 3 or less mm thick, it is used up quickly when sputtering is carried out. In this case, Co targets must be replaced, each with the next one, very frequently. This inevitably lowers the operating efficiency of the sputtering apparatus. Even if the Co target is made so thin, cobalt will be deposited on the peripheral jigs such as grounding seals surrounding the target and the cathode and will affect the control of the magnetic field of the cathode. In other words, the cobalt deposited changes the magnetic field generated over the surface of the Co target. As a result, the thickness and crystalline property of the Co film
87
formed on the silicon substrate
81
will deviate from the design values. When Co films are formed on two or more silicon substrates, the thickness and crystalline property of the Co film will deviate between substrates.
The second disadvantage resides in the roughness observed at the interface between the CoSi
2
layer
88
′ and the source/drain diffusion layer
86
b.
The roughness is as much as the thickness of the CoSi
2
layer
88
′ or is almost half the thickness of the layer
88
′. Inevitably, the leakage current at the pn junction increases. Namely, it is difficult to form a CoSi
2
layer on a shallow source/drain diffusion layer
86
b,
which provides a flat interface between itself and the diffusion layer
86
b.
There appear to be two causes of the roughness. First, the CoSi
2
layer
88
′ consumes and extends into the source/drain diffusion layer
86
b
to a depth nearly equal to the thickness of the CoSi
2
layer
88
′. Second, a contaminant (e.g., an oxide film naturally formed), if any, on the source/drain diffusion layer
86
b
results in unstable reaction between Co and Si.
The first cause may be eliminated by decreasing the thickness of the CoSi
2
layer
88
′. If the layer
88
′ is made thinner, however, the surface area per volume of the layer
88
′ will increase. CoSi
2
tends to agglomerate to reduce the surface energy of the layer
88
′. The first cause of the roughness cannot be eliminated by merely rendering the CoSi
2
layer
88
′ thinner.
The second cause may be removed by forming a thin titanium (Ti) film on th
Finnegan Henderson Farabow Garrett & Dunner L.L.P.
Flynn Nathan J.
Forde Remmon R.
LandOfFree
Sputtering target and method of manufacturing a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sputtering target and method of manufacturing a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sputtering target and method of manufacturing a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3015795