Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2007-06-14
2011-11-22
Chen, Xiaoliang (Department: 2835)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S260000, C174S261000, C174S266000, C361S778000, C361S791000, C361S795000, C361S803000, C428S209000, C428S413000, C428S824000, C333S033000, C333S219000, C333S200000
Reexamination Certificate
active
08063316
ABSTRACT:
In accordance with a first embodiment, the present invention provides a circuit substrate comprising a first surface; a second surface; a first via having a first end near said first surface and a second end near said second surface; a second via having a first end near said first surface and a second end near said second surface; a first conductive element electrically coupling said first end of said first via and said first end of said second via; a second conductive element electrically coupling said second end of said first via and said second end of said second via; an input signal line coupled to said first via; and an output signal line coupled to said second via.
REFERENCES:
patent: 5438297 (1995-08-01), Rahal-Arabi et al.
patent: 6388208 (2002-05-01), Kiani et al.
patent: 7161820 (2007-01-01), Funaba et al.
patent: 2002/0009577 (2002-01-01), Takaya et al.
patent: 2002/0057171 (2002-05-01), Patel et al.
patent: 2002/0085364 (2002-07-01), Downes et al.
patent: 2002/0132898 (2002-09-01), Takaya et al.
patent: 2002/0175775 (2002-11-01), Lillo et al.
patent: 2003/0072130 (2003-04-01), Tsang et al.
patent: 2003/0133279 (2003-07-01), Shirasaki
patent: 2004/0136169 (2004-07-01), Morimoto et al.
patent: 2005/0003199 (2005-01-01), Takaya et al.
patent: 2005/0091440 (2005-04-01), Isa et al.
patent: 2005/0121766 (2005-06-01), Devnani et al.
patent: 2006/0039126 (2006-02-01), Gorcea
patent: 2006/0090933 (2006-05-01), Wig et al.
patent: 2006/0109066 (2006-05-01), Borysenko
patent: 2007/0081376 (2007-04-01), Funaba et al.
patent: 2007/0091581 (2007-04-01), Gisin et al.
patent: 2007/0130555 (2007-06-01), Osaka
patent: 2009/0015345 (2009-01-01), Kushta et al.
PCT Application No. PCT/US2008/007380, International Search Report and Written Opinion dated Sep. 10, 2008.
PCT Application No. PCT/US2008/007380, International Preliminary Report on Patentability dated Dec. 30, 2009.
Neu, Thomas; “Designing controlled-impedance vias”; Texas Instruments; EDN, Oct. 2, 2003; obtained from www.edn.com/article/CA324403.html on Jun. 15, 2006; 6 pages.
Sanmina-Sci Corporation; “PCB Fabrication, Backdrilling and Blind Via Formation”; Published by Sanmina-Sci Corp.; publication date unknown; Copyright 2005; 2 pages.
Bogatin, Eric; “What is Characteristic Impedance”; Bogatin Enterprises; Reprinted with permission from “Printed Circuit Design Magazine”, Jan. 2000, p. 18; 8 pages.
Chen Xiaoliang
Flextronics AP LLC
Sheridan Ross PC
LandOfFree
Split wave compensation for open stubs does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Split wave compensation for open stubs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Split wave compensation for open stubs will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4308127