Split-transaction bus intelligent logic analysis tool

Details Split-transaction bus intelligent logic analysis tool Split-transaction bus intelligent logic analysis tool

2007-08-07

2007-08-07

Chan, Wing (Department: 2616)

Multiplex communications

Network configuration determination

In a bus system

C370S498000, C370S503000, C370S510000, C370S512000, C709S238000, C710S107000

Reexamination Certificate

active

10229639

ABSTRACT:
An improved split-transaction bus intelligent logic analysis tool has a bus synchronizer, a decoder and a logic analysis function. The bus synchronizer is configured to receive link traffic and frame the link traffic into a plurality of framed packets, the plurality of framed packets including a plurality of request packets and a plurality of response packets. The decoder is configured to receive the plurality of framed packets and decode the plurality of framed packets into decoded packets, wherein at least one of the decoded packets includes information from a request packet and information from a corresponding response packet. The logic analysis function is configured to receive the decoded packets and initiate a trigger action on receipt of one of the decoded packets.

REFERENCES:
patent: 5956476 (1999-09-01), Ranson et al.
patent: 5978874 (1999-11-01), Singhal et al.
patent: 6032231 (2000-02-01), Gujral
patent: 6427173 (2002-07-01), Boucher et al.
patent: 6460148 (2002-10-01), Veenstra et al.
patent: 6507923 (2003-01-01), Wall et al.
patent: 6564265 (2003-05-01), Tillmann et al.
patent: 6789217 (2004-09-01), Slaugh et al.
patent: 6807581 (2004-10-01), Starr et al.
patent: 6813251 (2004-11-01), Garney et al.
patent: 6820165 (2004-11-01), Pannell
patent: 6850852 (2005-02-01), Ferguson et al.
patent: 7093236 (2006-08-01), Swaine et al.
patent: 2002/0091977 (2002-07-01), Mastro et al.
patent: 2002/0133588 (2002-09-01), Doyle et al.
patent: 2002/0161989 (2002-10-01), Swaine
patent: 2004/0023616 (2004-02-01), Straub et al.
patent: 2004/0037313 (2004-02-01), Gulati et al.
patent: 2004/0083299 (2004-04-01), Dietz et al.
U.S. Appl. No. 10/229,583, filed Aug. 28, 2002, entitled “Split-Transaction Bus Decoder,” naming inventors Sanjiv K. Lakhanpal, Steven R. Klassen and Mark D. Nicol; pp. 1-55.
“HyperTransport™ I/O Link Specification”, Revision 1.03, Oct. 10, 2001, HyperTransport Technology Consortium; pp. 1-217.

Affiliated with

Also associated with

Rating

Split-transaction bus intelligent logic analysis tool does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Split-transaction bus intelligent logic analysis tool, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Split-transaction bus intelligent logic analysis tool will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3828761