Split data path fast at-bus on chip circuits systems and methods

Details Split data path fast at-bus on chip circuits systems and methods Split data path fast at-bus on chip circuits systems and methods

1997-06-11

1998-10-13

Sheikh, Ayaz R.

395840, G06F 1300

Patent

active

058225501

ABSTRACT:
A computer system has an integrated circuit including a single-chip integrated circuit including an external-to-internal bus interface circuit coupled to external pins for connection to an external bus, and an on-chip internal bus coupled to the external-to-internal bus interface circuit and having a plurality of at-least-sixteen bit data paths including first and second such data paths. A parallel port on-chip is coupled to the on-chip internal bus and to both the first and second data paths therein. An interface circuit is coupled between the first and second data paths, wherein the first data path is connected to reflect the state of external inputs to the on-chip internal bus and of any internally generated second data path outputs to be sent externally, and wherein when the second data path carries internally generated signals to internal destinations, the states of the first and second data paths differ. Other circuits, systems and methods are also disclosed.

REFERENCES:
patent: 4314334 (1982-02-01), Danghton et al.
patent: 4794524 (1988-12-01), Carberry et al.
patent: 4794525 (1988-12-01), Pickert et al.
patent: 5084814 (1992-01-01), Vaglica et al.
patent: 5088027 (1992-02-01), Tanagawa et al.
patent: 5111425 (1992-05-01), Takeuchi et al.
patent: 5280590 (1994-01-01), Pleva et al.
patent: 5309568 (1994-05-01), Ghosh et al.
patent: 5379394 (1995-01-01), Goto
patent: 5386573 (1995-01-01), Okamoto
patent: 5388265 (1995-02-01), Volk
patent: 5396601 (1995-03-01), Tokushige et al.
patent: 5442800 (1995-08-01), Okamura
patent: 5455915 (1995-10-01), Coke
patent: 5457785 (1995-10-01), Kikinis et al.
patent: 5481679 (1996-01-01), Higaki et al.
patent: 5499346 (1996-03-01), Anini et al.
Linley Gwennap, Microprocessor Report, "TI Shows Integrated X86 CPU for Notebooks",vol. 8, No.2. Feb. 14, 1994, pp.5-7.
Intel, System I/O SIO 82378IB, Rev. 1.0 pp. 1-3, no date.
Intel486 SL Microprocessor SuperSet System Design Guide, Microprocessor SuperSet Architectural Overview, Chapter 2, 1992, pp. 2-1-2-11.
Intel386 SL Microprocessor SuperSet System Design Guide, The SL SuperSet Architectural Overview, Chapter 2, 1992, pp. 2-1-2-10.
Intel386 SL Microprocessor SuperSet Programmer's Reference Manual, Overview of the SL SuperSet, Chapter 2, 1992, pp. 2-1-2-7.
OPTi, OPTi PC/AT Data Buffer Chips, 82C601/82C602 Data Book, Oct. 13, 1993, pp. 1-2, 4-8.
PicoPower "Evergreen HV" PT86C268, Preliminary Data Book, Version 1.0.2, Mar. 9, 1993, pp.i-iii, 9-13, 36-37.
PicoPower "Evergreen" 486/386 DX Portable Computer Core Chip, Preliminary Data Book, Version 1.3.1, Sep. 16, 1992, pp.i-iv, 10-14.
Texas Instruments, TACT84500 EISA Chip Set, Designer's Handbook, Chapter 6, 1991, pp.6-1-6-17, 6-35-6-37.
Texas Instruments, TACT83000 AT Chip Set, User's Guide, Chapter 3, 1991, pp.3-1-3-11.

Affiliated with

Also associated with

Rating

Split data path fast at-bus on chip circuits systems and methods does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Split data path fast at-bus on chip circuits systems and methods, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Split data path fast at-bus on chip circuits systems and methods will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-323956