Spike filtering circuit for logic signals

Details Spike filtering circuit for logic signals Spike filtering circuit for logic signals

1991-05-23

1992-12-01

Howell, Janice A.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307542, 307548, 307592, 307596, 3072721, 3072722, H03B 104, H04B 110

Patent

active

051681811

ABSTRACT:
A spike filtering circuit for a logic signal comprises a signal transfer circuit formed by a first transfer gate followed by a pair of inverters, functionally connected in series between the input terminal and the output terminal of the circuit and a second transfer gate connected between the output terminal and the input node of the first of said two inverters. The two transfer gates are driven in phase opposition to each other by means of a pair of control signals in phase opposition to each other which are generated by a control circuit functioning in a feedback mode. Basically the control circuit is formed by an exclusive-OR gate having two inputs connected to the output terminal of the circuit directly and through a delay network, respectively. Through an output node of the exclusive-OR gate is produced a first control signal from which the pair of control signals in phase opposition to each other are derived by means of inverting stages. The delay network introduces a delay after a transition of the signal on the output terminal of the circuit has occurred during which said first transfer gate is momentarily disabled and said second transfer gate is enabled in order to maintain on the output terminal the state reached with the first transition for a period of time sufficiently long to allow the decay of spikes which may be been generated by said transition of the logic signal. By employing a NAND gate and an inverter connected in cascade to the output of said exclusive-OR gate, the filtering circuit may be initialled by applying an enabling signal to a second input of said NAND gate.

REFERENCES:
patent: 3812384 (1974-05-01), Skorup
patent: 3925682 (1975-12-01), Hamada
patent: 4138613 (1979-02-01), Tanaka
patent: 4470017 (1984-09-01), Eder
patent: 4604756 (1986-08-01), Moustakas et al.
patent: 4713564 (1987-12-01), Kimball et al.
patent: 4785200 (1988-11-01), Huntington
patent: 4795915 (1989-01-01), Sun et al.
patent: 4816702 (1989-03-01), Salina et al.
patent: 4883993 (1989-11-01), Confalonieri et al.
patent: 5059823 (1991-10-01), Ahsanullah
patent: 5081377 (1992-01-01), Freyman
Peterson; IBM Tech. Disc. Bult.; Jan. 1971; "Contact Bounce Integrator"; p. 2188.
Sedra et al; MicroElectronics; 1982; pp. 223-225, 340 and 341.

Affiliated with

Also associated with

Rating

Spike filtering circuit for logic signals does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Spike filtering circuit for logic signals, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Spike filtering circuit for logic signals will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-504442