Static information storage and retrieval – Interconnection arrangements
Reexamination Certificate
2008-01-29
2008-01-29
Dinh, Son (Department: 2824)
Static information storage and retrieval
Interconnection arrangements
C365S201000, C714S718000
Reexamination Certificate
active
07324363
ABSTRACT:
A memory array can be optimized for SPICE simulation by modeling the memory array as a collection of boundary elements that track the cell states of memory cells connected to a particular array terminal. By maintaining a cell state distribution for each boundary element, the simulation behavior at the array terminal associated with that boundary element can be accurately determined by modeling each unique cell state, multiplying the results by the corresponding quantities from the cell state distribution, and then adding the results to obtain final values for the array terminal. This allows accurate simulation results to be achieved without needing to simulate each cell independently. Furthermore, by removing any references to unoccupied cell states (e.g., by removing such states from the cell state distribution and/or eliminating model equations for such states), the memory and cpu usage requirements during the simulation can be minimized.
REFERENCES:
patent: 6577992 (2003-06-01), Tcherniaev et al.
patent: 6611934 (2003-08-01), Whetsel, Jr.
patent: 6982903 (2006-01-01), Bertin et al.
patent: 7151695 (2006-12-01), Choy et al.
Kerns Kevin J.
Peng Zhishi
Bever Hoffman & Harms LLP
Dinh Son
Harms Jeanette S.
Nguyen Nam
Synopsys Inc.
LandOfFree
SPICE optimized for arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with SPICE optimized for arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SPICE optimized for arrays will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2792500