Speed negotiation device and method

Details Speed negotiation device and method Speed negotiation device and method

2006-02-14

2006-02-14

Ho, Duc (Department: 2665)

Multiplex communications

Phase modulation

C370S538000

Reexamination Certificate

active

06999407

ABSTRACT:
A device and method for data rate selection in data transmission is provided, having a first register for storing an N bit data upon clocking by a first clock; a second at least one register for storing the N bit data upon clocking by a second clock, the second clock having a clock rate of two times the clock rate of the first clock; a circuit for receiving the N bit data output from the first register and outputting a first half of the N bit data during a first phase of the first clock and outputting a second half of the N bit data during a second phase of the first clock; and a multiplexer for receiving as first inputs the output of the circuit and second inputs the output of the second at least one register, wherein the multiplexer outputs the first inputs as a lower speed data and outputs the second inputs as a higher speed data based on a rate select signal.

REFERENCES:
patent: 5159278 (1992-10-01), Mattison
patent: 5541957 (1996-07-01), Lau
patent: 6658045 (2003-12-01), Jin
patent: 2002/0019952 (2002-02-01), Ueno
patent: 2002/0122477 (2002-09-01), Murata
patent: 4123007 (1993-01-01), None
patent: 001241794 (2002-09-01), None

Affiliated with

Also associated with

Rating

Speed negotiation device and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Speed negotiation device and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Speed negotiation device and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3694700