Patent
1993-06-30
1997-04-22
Lane, Jack A.
395428, 395430, 395419, G06F 1202
Patent
active
056236204
ABSTRACT:
A flash memory device having a page buffer circuit with special testing modes. The page buffer circuit comprises a plane A and a plane B, each comprising a static random access memory array. The page buffer circuit further comprises a mode control circuit that maps the plane A and the plane B as a contiguous extended memory space accessible over a host bus. The page buffer circuit also maps the plane A and the plane B as a control store for a flash array controller of the flash memory device.
REFERENCES:
patent: 5053990 (1991-10-01), Kreifels et al.
patent: 5065364 (1991-11-01), Atwood et al.
patent: 5126808 (1992-06-01), Montalvo et al.
patent: 5155833 (1992-10-01), Cullison et al.
patent: 5159672 (1992-10-01), Salmon et al.
patent: 5177745 (1993-01-01), Rozman
patent: 5222046 (1993-06-01), Kreifels et al.
patent: 5224070 (1993-06-01), Fandrich
patent: 5233559 (1993-08-01), Brennan, Jr.
patent: 5245572 (1993-09-01), Kosonocky, et al.
patent: 5249158 (1993-09-01), Kynett et al.
patent: 5265059 (1993-11-01), Wells et al.
patent: 5299162 (1994-03-01), Kim et al.
patent: 5353256 (1994-10-01), Fandrich et al.
patent: 5355464 (1994-10-01), Fandrich et al.
patent: 5369754 (1994-11-01), Fandrich et al.
patent: 5377199 (1994-12-01), Fandrich
Alexis Ranjeet
Fandrich Mickey L.
Fedel Salim B.
Rashid Mamun
Intel Corporation
Lane Jack A.
LandOfFree
Special test modes for a page buffer shared resource in a memory does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Special test modes for a page buffer shared resource in a memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Special test modes for a page buffer shared resource in a memory will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-348839