Patent
1992-06-09
1997-08-19
Gossage, Glenn
395846, 395285, 395432, G06F 1328, G06F 1342, G06F 1200
Patent
active
056597975
ABSTRACT:
A computer system includes a single-chip central processor (20) with handshaking and direct memory access (DMA) controllers for accommodating first and second types of DMA to a dynamic random access memory (DRAM) (34). The single-chip central processor (20) has a kernel processor (22) having cache, a memory management and control unit (26), and a coprocessor (24). The computer system further includes a bundle of lines (28), including data lines, address lines and row address strobe (RAS), column address strobe (CAS), output enable (OE), and write enable (WE) lines for coupling the memory management and control unit (26) to the DRAM (34), and a plurality of data exchanges (33, 37) coupled to a plurality of first and second attach controllers (32, 36). The coprocessor includes a plurality of DMA controllers (240-246) for storing addresses and for storing a length representing a number of data items to be transferred. Additionally, each DMA controller is coupled by a separate line (303) to a respective first attach controller for accommodating a first type of DMA, between the memory and the plurality of data exchanges, which generates addresses of contiguous memory. The plurality of second attach controllers accommodates a second type of DMA between the memory and the plurality of data exchanges. The coprocessor further includes a plurality of handshake controllers (250-256), each for executing handshaking with a respective second attach controller, not under control of the kernel processor.
REFERENCES:
patent: 4348720 (1982-09-01), Blahut et al.
patent: 4371932 (1983-02-01), Dinwiddie, Jr. et al.
patent: 4514808 (1985-04-01), Murayama et al.
patent: 4550368 (1985-10-01), Bechtolsheim
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4794524 (1988-12-01), Carberry et al.
Braune et al., "68000-type microprocessor packing peripheral subsystems smooths workstation design", Electronic Design, vol. 34, No. 10, May 1986, pp. 229-234.
Bursky, "16-bit processor has 8-bit foundation", Electronic Design, vol. 35, No. 7, Mar. 19, 1987, pp. 48-50.
User's Guide, Cypress Semiconductor, San Jose, CA, USA, Feb. 1990, pp. xvii to xxi, 1-1 to 1-7.
Janssens Marcel D.
Wendt Matthias
Zandveld Frederik
Gossage Glenn
Stephens Debra K.
U.S. Philips Corporation
LandOfFree
Sparc RISC based computer system including a single chip process does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Sparc RISC based computer system including a single chip process, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Sparc RISC based computer system including a single chip process will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1113727