Pulse or digital communications – Cable systems and components
Reexamination Certificate
2005-11-15
2005-11-15
Ghebretinsae, Temesghen (Department: 2637)
Pulse or digital communications
Cable systems and components
C375S220000
Reexamination Certificate
active
06965648
ABSTRACT:
A system may perform interconnect BIST (IBIST) testing on source synchronous links. The system may perform, at normal operating frequency, a source synchronous link test that tests a victim line on the source synchronous link using a transition weave pattern. The transition weave pattern causes interaction between a data transition on the victim line, previous transitions on the victim line, and transitions on the other lines of the link (the “aggressor” lines). The interaction caused may be: (i) a first crossing pulse on the victim line; (ii) a second crossing pulse of the opposite polarity on each aggressor line concurrent with the first crossing pulse on the victim line; and (iii) a reflection in the opposite direction of the first transition of the first crossing pulse, wherein the reflection results from a previous transition on the victim line.
REFERENCES:
patent: 5150047 (1992-09-01), Saito et al.
patent: 5621741 (1997-04-01), Kohiyama
patent: 5805030 (1998-09-01), Dhuey et al.
patent: 5809226 (1998-09-01), Baldwin et al.
patent: 6018810 (2000-01-01), Olarig
patent: 6137849 (2000-10-01), Humphrey
patent: 6336159 (2002-01-01), MacWilliams et al.
patent: 6466520 (2002-10-01), Speyer et al.
patent: 6505317 (2003-01-01), Smith et al.
patent: 6553525 (2003-04-01), Shephard, III
patent: 6591319 (2003-07-01), Kurd et al.
patent: 6609171 (2003-08-01), Singh et al.
Diefendorff, “K7 Challenges Intel,” Microprocessor Report, vol. 12, No. 14, Oct. 1998, 3 pgs.
Johnk,Engineering Electromagnetic Fields and Waves, © 1975, pp. 363-400, 541-583, 586-591.
“Aggressor Alignment for Worst-Case Coupling Noise,” Chen and Marek-Sadowska, Proceedings International Symposium on Physical Design, Apr. 9, 2000, XP000922013, pp. 48-54.
“Modeling and Detection of Dynamic Errors Due to Reflection- and Crosstalk-Noise,” Schrage, Proceedings of the ASP-DAC '97, IEEE, Jan. 1997, pp. 405-408.
Foreign Search Report for PCT/US 01/1447 mailed Mar. 1, 2002.
“jtag-XLi™—The Board-Level Solution; At-Speed Interconnect Test”, Logic Vision.
IBM Corp., “Architecture to Facilitate Card Interconnect Self-Test,” IBM Technical Disclosure Bulletin, vol. 33, No. 4, Sep. 1990, pp. 331-333.
Chakrabarti Prabhansu
Smith Brian L.
Ahn Sam K.
Ghebretinsae Temesghen
Merkel Lawrence J.
LandOfFree
Source synchronous link integrity validation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Source synchronous link integrity validation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Source synchronous link integrity validation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3519377