Source pre-charge system in a memory array

Details Source pre-charge system in a memory array Source pre-charge system in a memory array

1994-05-17

1996-04-23

Nelms, David C.

Static information storage and retrieval

Addressing

Particular decoder or driver circuit

36518911, 365203, 365204, G11C 700

Patent

active

055110320

ABSTRACT:
There is provided a memory array including columns of memory cells, source lines and bit lines. The memory array includes precharging apparatus which discharge selected source lines while pre-charging the array. Two embodiments of the pre-charging apparatus are provided. In both, the source lines are connected to a common bit line (CNBL) via groups of source pull-up transistors. The source lines are also connected to a source decoder. In one embodiment, the source decoder discharges selected ones of the disconnected source lines. In another embodiment, the source decoder both discharges selected ones of the disconnected source lines and connects the remaining disconnected source lines to the CNBL line.

REFERENCES:
patent: 4387447 (1983-06-01), Klaas et al.
patent: 4856106 (1989-08-01), Teraoka
patent: 4920516 (1990-04-01), Tsuchimoto
patent: 5182725 (1993-01-01), Andoh et al.

Affiliated with

Also associated with

Rating

Source pre-charge system in a memory array does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Source pre-charge system in a memory array, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Source pre-charge system in a memory array will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2314738