Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1987-10-30
1989-05-30
Heyman, John S.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
301443, 301448, 301451, H03K 19092, H03K 1716, H03K 19017
Patent
active
048354198
ABSTRACT:
A circuit means for interfacing between small emitter-coupled-logic (ECL) circuit voltage levels and larger field effect transistor (FET) circuits voltage level. The circuit interface means includes a source-follower stage wherein a first transistor device is ratioed relative to a second transistor device, so that a high percentage of an input voltage level signal to the first transistor device appears at a node between the first and second transistor devices, having been level shifted downward by greater than or equal to an n-channel threshold voltage. The percentage is enhanced by applying the complement of the input voltage level signal to the gate of the second transistor device. A gain stage is connected to the source-follower stage and includes third and fourth transistor devices wherein gain is developed by applying the level shifted input signal to the source of the fourth transistor device and the complement of the input signal directly to the gate of the fourth transistor device. A compensation stage for the circuit may also be included.
REFERENCES:
patent: 4096398 (1978-01-01), Khaitan
patent: 4264829 (1981-04-01), Misaizu
patent: 4316106 (1982-02-01), Young et al.
patent: 4521701 (1985-06-01), Reddy
patent: 4542307 (1985-09-01), Baba
patent: 4554469 (1985-11-01), Segawa et al.
IBM Technical Disclosure Bulletin Vol. 19, No. 8 Jan. 1977, Bipolar Logic Level to FET Logic Level Buffer Circuit, pp. 2953-2954, by S. C. Lewis et al.
Extended Abstract of the 17th Conference on Solid State Devices & Materials, Tokyo, 1985 pp. 53-56. "An ECL Compatible 64Kb FIPOS/CMOS Static RAM" by Y. Ohmori et al.
Electronics Special Report, Sep. 9, 1985 "Superfast ICs Herald New Supercomputer Era" by T. Manuel.
Chappell Barbara A.
Chappell Terry I.
Schuster Stanley E.
Goodwin John J.
Heyman John S.
International Business Machines - Corporation
Wambach M. R.
LandOfFree
Source-follower emitter-coupled-logic receiver circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Source-follower emitter-coupled-logic receiver circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Source-follower emitter-coupled-logic receiver circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2154944