SONOS latch and application

Details SONOS latch and application SONOS latch and application

2003-02-18

2004-01-06

Nguyen, Tan T. (Department: 2818)

Static information storage and retrieval

Floating gate

Particular connection

C365S154000, C365S189050

Reexamination Certificate

active

06674665

ABSTRACT:

FIELD OF THE INVENTION
The present invention relates to a method and/or architecture for latches generally and, more particularly, to a method and/or architecture for a silicon, oxide, nitride, oxide, silicon (SONOS) technology latch.
BACKGROUND OF THE INVENTION
Conventional static random access memories (SRAMs) can include a combination of volatile circuits such as latch circuits coupled to nonvolatile (NV) circuits such as EPROM and EEPROM. Data can be programmed into the NV circuits and loaded into the latch circuits at startup.
Conventional latch and NV storage designs have the following disadvantages: (i) data can be transferred from the non-volatile memory to the latches only at startup, (ii) lack of non-volatile memory re-programmability (i.e., some conventional NV storage is only one-time programmable unless a UV window is provided), (iii) a separate sequencer (i.e., in PLD applications) and/or latches are required to transfer data from the NV storage to the latch or a RAM array, and/or (iv) lack of capability to read from or write to the latches dynamically (i.e., latches are not dynamically programmable).
It would be desirable to have a method and/or architecture for a latch that may (i) read from or write to the latch from a data bus, (ii) transfer data from non-volatile (NV) storage to the latch (e.g., initialize the latch with NV data), and/or program the NV storage with latch data.
SUMMARY OF THE INVENTION
The present invention concerns an apparatus comprising a latch circuit, a non-volatile storage circuit, and a switching circuit. The latch circuit may be configured to be dynamically programmable. The non-volatile storage circuit may be configured to be re-programmable. The switching circuit may be configured to transfer data from (i) the non-volatile memory element into the latch circuit in response to a first control signal, and (ii) the latch circuit into the non-volatile memory circuit in response to a second control signal.
The objects, features and advantages of the present invention include providing a method and/or architecture for a silicon, oxide, nitride, oxide, silicon (SONOS) latch that may (i) read from or write to a data bus, (ii) receive data from a non-volatile (NV) storage element, (iii) be initialized with data stored in the NV storage element, (iv) re-program the NV storage element with latch data, (v) dynamically program the NV storage element, and/or (vi) be implemented as a three-section (e.g., a read/write latch, a switching circuit, and a non-volatile storage element) non-volatile SRAM cell.


REFERENCES:
patent: 4799194 (1989-01-01), Arakawa
patent: 4931997 (1990-06-01), Mitsuishi et al.
patent: 5189641 (1993-02-01), Arakawa
patent: 5602776 (1997-02-01), Herdt et al.
patent: 5638323 (1997-06-01), Itano
patent: 5768208 (1998-06-01), Bruwer et al.
patent: 5774400 (1998-06-01), Lancaster et al.
patent: 5864499 (1999-01-01), Roohparvar et al.
patent: 5892712 (1999-04-01), Hirose et al.
patent: 6026018 (2000-02-01), Herdt et al.
patent: 6122191 (2000-09-01), Hirose et al.
patent: 6172907 (2001-01-01), Jenne
patent: 6222765 (2001-04-01), Nojima
patent: 6532169 (2003-03-01), Mann et al.

Affiliated with

Also associated with

Rating

SONOS latch and application does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with SONOS latch and application, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and SONOS latch and application will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3189527