Solid state memory array using address block bit substitution to

Details Solid state memory array using address block bit substitution to Solid state memory array using address block bit substitution to

1990-05-10

1993-03-30

Beausoliel, Robert W.

Excavating

371 102, 365200, G06F 1100

Patent

active

051990334

ABSTRACT:
A solid state memory array includes an address bus and a bidirectional data bus and a plurality of partly defective VLSI memory array chips each containing at least one megabit of data storage capacity, having defective memory cell locations, being connected to the address bus, and providing plural data storage bit positions. Each memory array chip has a bidirectional tri-state driver connected between the bit lines thereof and corresponding ones of the data bus. At least one VLSI substitution memory chip contains at least one megabyte of data storage capacity, is connected to the address bus and provides plural data storage bit positions. A substitution chip tri-state driver is connected between the bit lines of the substitution memory chip and all of the parallel data bit lines of the data bus. A programmable read only memory is connected to be addressed by the address bus and is programmed for putting out a binary coded value which has been coded to identify each said defective memory cell location of each one of the memory array chips. A decoder is connected to receive and decode the binary coded value into tri-state driver control values and applies the values to the substitution chip tri-state driver and to one of the memory array chip bidirectional tri-state drivers so as to disable the memory array chip associated with the particular chip driver when a defective memory cell location thereof is addressed, and to enable the substitution memory chip at the particular location and connect it to the data bus in place of the associated memory array chip.

REFERENCES:
patent: 3644902 (1972-02-01), Beausoleil
patent: 4310901 (1982-01-01), Harding et al.
patent: 4376300 (1983-03-01), Tsang
patent: 4394763 (1983-07-01), Nagano et al.
patent: 4422161 (1983-12-01), Kressel et al.
patent: 4506362 (1985-03-01), Morley
patent: 4648075 (1987-03-01), Segawa et al.
patent: 4694454 (1987-09-01), Matsuura
patent: 4807274 (1989-02-01), Kousa
patent: 4942556 (1990-07-01), Sasaki et al.
patent: 4942575 (1990-07-01), Earnshaw et al.
"Voice Entry: Terminals You Can Talk To" by Edward F. O'Neil, 1985, pp. 303-307.
"Digital Integrated Circuits" by Arthur H. Seidman, pp. 178-181, 1983.
Data Sheet, "1 Mega Audio Dram", Micron Technology, Inc.

Affiliated with

Also associated with

Rating

Solid state memory array using address block bit substitution to does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Solid state memory array using address block bit substitution to, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Solid state memory array using address block bit substitution to will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1286708