Solid-state imaging apparatus and sampling circuit

Details Solid-state imaging apparatus and sampling circuit Solid-state imaging apparatus and sampling circuit

2005-04-07

2008-08-05

Dharia, Prabodh (Department: 2629)

Computer graphics processing and selective visual display system

Display driving control circuitry

C345S205000, C345S207000, C345S211000, C345S212000

Reexamination Certificate

active

07408539

ABSTRACT:
A solid-state imaging apparatus which prevents fixed pattern noise from occurring is provided, the fixed pattern noise having a correlation in a column direction (or a row direction) caused by non-uniformity of a sampling circuit itself. The solid state imaging apparatus comprises a sampling circuit in which a signal from a photodiode PD is sampled. And, the sampling circuit includes: a sampling capacitor CSHfor holding the signal from the photodiode PD; a sampling MOS switch M12which (i) transmits the signal from the photodiode PD to the sampling capacitor CSH, or (ii) blocks the transmission; and a damping capacitor CDSconnected to (i) one of a source electrode and a drain electrode of the sampling MOS switch M12which is located closer to the sampling capacitor CSHand (ii) a gate electrode of the sampling MOS switch M12.

REFERENCES:
patent: 3582540 (1971-06-01), Adler et al.
patent: 4574313 (1986-03-01), Battson
patent: 4649430 (1987-03-01), Hynecek
patent: 4656503 (1987-04-01), Hynecek
patent: 5389971 (1995-02-01), Ishida et al.
patent: 5471515 (1995-11-01), Fossum et al.
patent: 6075564 (2000-06-01), Mizuno
patent: 6140630 (2000-10-01), Rhodes
patent: 6222175 (2001-04-01), Krymski
patent: 6407440 (2002-06-01), Rhodes
patent: 6483541 (2002-11-01), Yonemoto et al.
patent: 6654057 (2003-11-01), Rhodes
patent: 6667468 (2003-12-01), Kurosawa et al.
patent: 6801253 (2004-10-01), Yonemoto et al.
patent: 6825878 (2004-11-01), Rhodes
patent: 6885396 (2005-04-01), Panicacci et al.
patent: 6980242 (2005-12-01), Funakoshi et al.
patent: 7099056 (2006-08-01), Kindt
patent: 7113213 (2006-09-01), Matsunaga et al.
patent: 7136763 (2006-11-01), Tate, Jr.
patent: 7224009 (2007-05-01), Rhodes
patent: 7245321 (2007-07-01), Panicacci et al.
patent: RE39768 (2007-08-01), Rhodes
patent: 2001/0052574 (2001-12-01), Kurosawa et al.
patent: 2001/0052941 (2001-12-01), Matsunaga et al.
patent: 2002/0012058 (2002-01-01), Mizuno
patent: 2002/0149688 (2002-10-01), Matsunaga et al.
patent: 2004/0233304 (2004-11-01), Kakumoto et al.
patent: 10-145681 (1998-05-01), None
patent: 10-173997 (1998-06-01), None
Jaya Bandyopadhyay et al. Importance of Damping and Resonance in Thin-Film integrated Decoupling Capacitor Design Georgia Tech, pp. 31-34 IEEE 1997.

Affiliated with

Also associated with

Rating

Solid-state imaging apparatus and sampling circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Solid-state imaging apparatus and sampling circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Solid-state imaging apparatus and sampling circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4016648